1.

CMOS 8-BIT MICROCONTROLLER TMP90CR74ADF **OUTLINE AND CHARACTERISTICS** The TMP90CR74A is a high-performance 8-bit single-chip microcontroller; TLCS-90 CPU core capacious ROM, RAM and peripheral circuits adequate to control VCR system are included. (1) Efficiently systematized instructions 163 instructions Multiplication, division, 16-bit arithmetic operation, Bit manipulation (2) Minimum instruction execution time : 250 ns (at 16MHz Oscillation), 122 μ s (at 32.8 kHz Oscillation.) (3) Internal ROM : 56K bytes (4) Internal RAM : 1K bytes (5) 20-bit time-base Counter (TBC) (6) 8-bit timer / counter : 4 channels Timer mode / Event counter mode 16-bit timer/counter mode (7) Capture inputs : 8 terminals 18-bit timing data + 6-bit trigger data (with 8 level FIFO) 1 channel 16-bit timing data + 1-bit trigger data 2 channels (8) Timing Pulse Generator (TPG) : 2 channels 1 channel 16-bit timing data + 6-bit output data (with 4 level FIFO) 1 channel 16-bit timing data + 4-bit output data (9) PWM output 12-bit PWM : 2 channels 8-bit or 14-bit PWM : 1 channel (10) C-Sync signal separation H/V SYNC separation **Mute Detection** (11) VISS/VASS detection Index Search/Address code Search (12) Head amp/Color rotary control circuit (13) Pseudo synchronizing signal (PV/PH) output (14) Serial interface 8-bit clock synchronous mode : 2 channels I2C-BUS mode : 1 channel (15) On-Screen Display (OSD) Control circuit 256 characters 24 characters x 10 lines (16) 8-bit A/D Converter : 12 inputs (17) CTL amplifier, Capstan FG amplifier (18) Input / Output port : 63 terminals (19) Interrupt : 18 factors (20 interrupt sources) (20) Watch dog timer (21) Operation mode under low Current Consumption (Dual Clock System) STOP mode : Oscillation stop (Battery / Capacitor back-up). Port output selection (Data hold / High impedance) J.com SLOW mode : Slow speed operation with 32.8 kHz IDLE mode : CPU stop / peripheral circuit active at high speed / released by interrupt SLEEP mode : CPU stop / peripheral circuit active at slow speed / released by interrupt (22) The TMP90CR74ADF is molded in a 100-pin Quad Flat Package (QFP100-P-2222A) Purchase of TOSHIBA I² C components conveys a license under the Philips I² C Patent Rights to use these 123 components in an I² C system, provided that the system conforms to the I² C Standard Specification as defined by BUS Philips.

MCU90-389

9097249 0043656 277

TMP90CR74A




Fig 1.1 TMP90CR74ADF Block Diagram


MCU90-390

| 9097249 0043657 103 **|||**|

2. PIN ASSIGNMENT AND FUNCTIONS

The pin assignment of TMP90CR74ADF is shown in Fig. 2.1 and its name and function are in Table 2.1.

2.1 Pin Assignment





9097249 0043658 047 📟

MCU90-391

2.25 *********

2.2 Pin name and pin functions

The name and functions of each pin are shown in Table 2.1.

Pin Name	No. of PinS	I/O Port structure	Function							
P00 to P07	8	I/O F 3-state	P00 to P07	:	8-bit I/O port. Input and output can be set in bit unit.					
P10 to P17	8	I/O F 3-state	P10 to P17	:	8-bit I/O port. Input and output can be set in bit unit.					
P20 (TPG00 / TP0) P21 (TPG01 / TP1)	2	3-state 1	P20, P21 TPG00/TPG01 TP0/TP1	::	2-bit I/O port. Input and output can be set in bit unit. Timing Pulse Generator 0 (TPG0) Timing Pulse (TP) output.					
P22 (VTP3/CR) P23 (VTP4/HA)	2	3-state N Programmable (P22, P23 VTP3/VTP4 CR HA	: : :	2-bit I/O port. Input and output can be set in bit unit. Video Timing pulse (VTP) output. Color Rotary output. Head Amp switching signal output.					
P24 (TP2 / TI3)	1	3-state 1	Р24 ГР2 ГI3	::	1-bit I/O port. Input and output can be set in bit unit. Timing pulse (TP) output. Event count input for Timer3 (TC3).					
P25 (SCLK0)	1		P25 SCLK0	:	1-bit I/O port. Input and output can be set in bit unit. Serial clock input/output for SIO0.					
P26 (TXD0)	1		P26 FXD0	:	1-bit I/O port. Input and output can be set in bit unit. Serial transmit data output for SIO0.					
P27 (RXD0)	1		P27 RXD0	:	1-bit I/O port. Input and output can be set in bit unit. Serial receive data input for SIO0.					
P30 (AMPOUT)	1		P30 AMPOUT	:	1-bit I/O port. Input and output can be set in bit unit. Monitor output of Analog amp (CTL amp / CFG amp) for servo control.					
P31 (DFGPG) P32 (RMTIN) P33 (ACCK)	3	3-state [Schmitt input]	P31, P32, P33 DFGPG RMTIN ACCK	::	3-bit I/O port. Input and output can be set in bit unit. Input for Drum PG/FG conposite signal. Input for remote control signal. Input for AC power frequency.					
P34 (TIO / EXT)	1	3-state 1	P34 F10 EXT	::	I/O port. Input and output can be set in bit unit. Event Count input for Timer0 (TC0). External trigger input for Capture 0 (CAP0).					
P35 (T12 / TO3)	1	3-state	P35 TI2 TO3	::	1-bit I/O port. Input and output can be set in bit unit. Event Count input for Timer2 (TC2). Timer3 (TC3) output.					

Table 2.1 Pin name and pin functions (1/4)

MCU90-392

🛛 9097249 0043659 T&6 🎟

Pin Name	No. of Pins	I/O Port structure		Function
P36 (TP3 / TPG12)	1	3-state	P36 TP3 TPG12	 1-bit I/O port. Input and output can be set in bit unit. Timing pulse (TP) output. Timing pulse generator (TPG1) output.
P37 (CAPFR)	1		P37 CAPFR	 1-bit I/O port. Input and output can be set in bit unit. Capstan motor control output.
P40 (DOTXI) P41 (DOTXO)	2	ł I	P40, P41 DOTXI / DOTXO	 2-bit I/O port. Input and output can be set in bit unit. Oscillator terminal for OSD dot-clock.
P42 (BLK / TXD 1)	1	Open Drain	P42 BLK TXD1	 1-bit I/O port. Input and output can be set in bit unit. Blanking output for OSD. Serial transmit data output for SIO1.
P43 (CMPIN) P44 (HDIN)	2	3-state	P43, P44 CMP IN HD IN	 2-bit I/O port. Input and output can be set in bit unit. Comparator signal input for Head Amp switch. Horizontal sync. signal input.
P45 (B/RXD1)	1	Open Drain	P45 B RXD1	 1-bit I/O port. Input and output can be set in bit unit. Blue output from OSD. Serial receive data input for SIO1.
P46 (G / SC) P47 (R / SY)	2	3-state	P46, P47 G, R SC, SY	 2-bit I/O port. Input and output can be set in bit unit. Green and Red output from OSD. Chroma, luminance Signal output from OSD.
P50 (INT0) P51 (INT1)	2	1 1	P50, P51 INTO, INT1	 2-bit I/O port. Input and output can be set in bit unit. External interrupt request.
P52 (SDA0/ RXD2/VTP0) P53 (SCL0/ SCLK2/VTP1)	2	3-state Programmable Open Drain Schmitt input	P52, P53 SDA0 SCL0 RXD2 SCLK2 VTP0, VTP1	 2-bit I/O port. Input and output can be set in bit unit. Serial data I/O for I²CBUS. Serial clock I/O for I²CBUS. Serial receive data input for SIO2. Serial clock input/output for SIO2. Video timing pulse (VTP) output.
P54 (TXD2/ VTP2)	1	3-state	P54 TXD2 VTP2	 1-bit I/O port. Input and output can be set. Serial transmit data output for SIO2. Video timing pulse (VTP) output.
P55 (SDA1) P56 (SCL1)	2	3-state	P55, P56 SDA1 SCL1	 2-bit I/O port. Input and output can be set in bit unit. Serial data input/output for I²CBUS. Serial clock input/output for I²CBUS.
P57 (SCLK1)	1	1	P57 SCLK1	 1-bit I/O port. Input and output can be set. Serial clock input/output for SIO1.

Table 2.1 Pin name and pin functions (2/4)

MCU90-393

🗰 9097249 0043660 7T8 🎟

.

Pin Name	No. of Pins	I/O Port structure	Function							
P60 (AIN0) to P67 (AIN7) P70 (AIN8) to P71 (AIN9)	10	Input	P60 to P67 : 8-bit input port. P70, P71 : 2-bit input port. AIN0 to AIN9 : Analog input for A/D converter.							
P72 (XTIN) P73 (XTOUT)	2	I/O 3-state	P72, P73 : 2-bit I/O port. Input and output can be set in bit unit. XTIN, XTOUT : Oscillator terminals for slow clock (32.768 kHz)							
P74 (PWM2 / PWM3)	1	Output 3-state Programmable Open Drain	P74 : 1-bit output port. PWM2/PWM3 : 8-bit / 14-bit PWM (PWM2 / PWM3) output.							
P80 P81	2	Output 3-state	P80, P81 : 2-bit output port.							
PWM0 PWM1	2	Output 3-state Programmable Open Drain	PWM0 : 12-bit PWM (PWM0) output. PWM1 : 12-bit PWM (PWM1) output.							
VASWP	1	Output 3-state	Video / Audio head switching control signal output.							
CSYNC	1	Input Schmitt input	Composite sync. signal input.							
CTLBIAS	1	-	Bias terminal for control (CTL) amplifier.							
RPCTL	1	I/O	Input and output for Control (CTL) signal.							
CBIN	1	Input	Bias input terminal for control (CTL) amplífier.							
CTL0 CTL1	2	Output	CTL amplifier output for gain switching.							
CNFB	1	Input	Negative feed-back terminal of CTL amplifier.							
PDP (AIN10)	1		PDP : Terminal for Peak-Hold capacitor which keeps plus (positive) peak for control (CTL) Amplifier. AIN10 : Analog input for PDP level monitor.							
PDM (AIN11)	1		PDM : Terminal for Peak-Hold capacitor which keeps plus (positive) peak for control (CTL) Amplifier. AIN11 : Analog input for PDM level monitor.							

Table 2.1 Pin name and pin functions (3/4)

MCU90-394

🔳 9097249 0043661 634 🔳

Pin Name	No. of Pins	I/O Port structure	Function
CFGA	1	Output	Capstan FG amplifier (CFGA amp.) output.
CFGA IN	1	Input	Capstan FG amplifier (CFGA amp.) input.
CFG BIAS	1	_	Capstan FG amplifier bias terminal.
CFGB IN	1	Input	Capstan FG amplifier (CFGB amp.) input.
CFGB	1	Output	Capstan FG amplifier (CFGB amp.) output.
VIDEO	1	Output	OSD video signal output.
PV/BLK	1	Output 4-state	Pseudo V-SYNC (PV) output / On Screen Display (OSD) Blanking (BLK) output.
VDIN	1	Input Schmitt input	Vertical sync signal input.
XI, XO	2	Input, Output	Oscillator terminals for 4fsc clock of OSD
CLK	1	Outpuț	Clock output : 1/2 or 1/4 of system clock (16 MHz) is output. During RESET operation, output stays high. (Pulled up internally).
TEST	1	Input	Test terminal : Should be connected to high.
XIN, XOUT	2	Input, Output	Oscillator terminals for main clock (16 MHz)
RESET	1	Input Schmitt input	System reset input.
DVCC1 DVCC2	2	-	Digital Power supply.
DGND1 DGND2	2	-	Digital Ground.
AVCC1 AVCC2	1	-	Analog Power supply.
AGND1 AGND2	1	-	Analog Ground.
ADREF	1	-	A/D converter reference voltage.
ADGND	1	-	A/D converter Ground.

Table 2.1	Pin name and pin functions (4/4)

MCU90-395

3. OPERATION

This chapter describes the functions and the basic operations of the TMP90CR74A in every block.

3.1 CPU

TMP90CR74A includes a high performance 8 bit CPU. For the function of the CPU, see the previous chapter "TLCS-90 CPU". This chapter explains exclusively the functions of the CPU of TMP90CR74A which are not described in the chapter "TLCS-90 CPU".

3.1.1 Reset

In order to reset the TMP90CR74A, the RESET input must be maintained at the "0" level for at least ten system clock cycles (10 states : 1.25 Is at 16 MHz) within an operating voltage band and with a stable oscillation. When a reset request is accepted, all I/O ports and internal registers are initialized. The registers of the CPU remain unchanged. Note, however, that the program counter PC, the interrupt enable flag IFF are cleared to "0". Register A shows an undefined status.

When the reset is cleared, the CPU starts executing instructions from the address 0000H.

3.1.2 EXF (Exchange Flag)

For TMP90CR74A, "EXF", which is inverted when the instuction "EXX" is executed to transfer data between the main register and the auxiliary register, is allocated to the watch dog timer control register 2 (WDTCR2<EXF> : bit 1 of memory address FFFBH).

WDTCR2	7	6	5	4	3	2	1	0	
(FFFBH)			TBC1F	TBC0F	WDTE		EXF	DRVE	
	EXF		Exchang	e Flag				Invert each time EXX instruction is executed.	R

3.2 Memory Map

3.2.1 Internal ROM

The TMP90CR74A contains an 56K-byte ROM. The address space from 0000H to DFFFH is provided to the ROM. The CPU starts executing a program from 0000H by resetting.

The addresses 0008H to 004FH in this internal ROM area are used for the entry area for the interrupt processing.


3.2.2 Internal RAM


The TMP90CR74A also contains a 1K-byte RAM, which is allocated to the address space from FBB0H to FFAFH. The CPU allows the access to a certain RAM area (FF00H to FFAFH, 176 bytes) by a short operation code (opcode) in a "direct addressing mode".


3.2.3 Internal I/O

The TMP90CR74A provides a 103-byte address space as an internal I/O area, whose addresses range from FFB0H to FFFDH (I/O area 1) and F780H to F799H (I/O area 2). This I/O area 1 can be accessed by the CPU using a short opcode in the "direct addressing mode".

Figure 3.2.1 is a memory map indicating the areas accessible by the CPU in the respective addressing mode.








(b) Memory map for OSD control RAM and character ROM

Figure 3.2.1 Memory map



3.3 SYSTEM CLOCK CONTROL

The System Clock Controller consists of Clock Generator, Timing Generator, Standby Controller and Read Time Counter (RTC).





Figure 3.3.1 System Clock Controller

3.3.1 Clock Generator

The Clock Generator is a circuit which generates a basic clock for the system clock; the system clock is provided for CPU and peripheral hardwares. This Clock Generator contains 2 types of oscillating circuit : for high frequency clock and for low frequency clock. Oscillating circuit for the system clock can be selected on Standby Controller, and the current consumption can be reduced by selecting low-speed operation.

High frequency clock (fc) and low frequency clock (fs) are obtained by connecting oscillator between terminals XIN and XOUT and between terminals XTIN and XTOUT respectively. Clock input from external oscillator is also available.






Figure 3.3.2 Connecting Oscillator

MCU90-399

🗰 9097249 0043666 lle 🖿

3.3.2 Timing Generator

The timing generator generates sorts of system clock from the basic clock (fc or fs), providing for CPU core and peripheral hardwares.


(1) Architecture


The timing generator consists of the system clock generator and the time base counter (TBC) which generates system clock for peripheral hardwares. After resetting, the system clock is generated from high frequency clock (fc) (NORMAL mode). Both Executing the instruction and operating the internal hardwares are synchronized by this system clock.

(2) Time Base Counter

The time base counter consists of a 20-bit up-counter counted by a basic clock divided-by 2 (fc/2 or fs/2), 16-bit data register and control register.

Figure 3.3.3 Shows the structure of the time-base counter (TBC).





MCU90-400

9097249 0043667 052 |

Time Base Counter Control Register

TBCCR	7	6	5	4	3	2	1	0	
(F798H)			TBCIE	TBCOE	INT TBC11	INT TBC10	INT TBC01	INT TBCOO	(Reset Value **00 0000)
	TBC1E							00	: INTTBC Interrupt Disable
			INTTBC I	nterrup	t			01	: INTTBC0 Interrupt Enable
	TBCOE		Enable/	Disable				10	: INTTBC1 Interrupt Enable
			I					11	: INTTBC0/INTTBC1 Interrupt Enable
	INTTBO	11	INTTBC1	Interru	pt				: TBC12 : TBC14
	INTTBO	-10	Source C						: TBC16
		_ 10						11	: TBC18
	INTTBO	-01						00	: TBC11
			INTTBCO					01	: TBC13
	INTTBO	200	Source C	lock Sel	ection			10	: TBC15
								11	: TBC17
Time Base	e Countei	r Data I	Register 1						
TBCDR1	7	6	5	4	3	2	1	0	
(FF82H)	TBC12	TBC11	TBC10	твс9	TBC8	TBC7	TBC6	TBC5	(Reset Value) 0000-0000) Read only
Time Base	Counter	r Data I	Register 2	2					
TBCDR2	7	6	5	4	3	2	1	0	
(FFB3H)	TBC20	TBC19	TBC18	TBC17	TBC16	T8C15	TBC14	TBC13	(Reset Value 0000 0000) Read only
Watchdo	g Timer C	Iontrol	Register	1					
WDTCR1	7	6	5	4	3	2	1	0	
(FFFBH)			TBC1F	TBCOF	WDTE]	EXF	DRVE	
								0 (W)	: Clear
	TBC1F		INTTBC1					1 (W)	: -
	IBCIE			interru	prikedu	estriag		0 (R)	: No interrupt request
								1 (R)	: Interrupt request R/W
									: Ciear
	TBCOF		INTTBCO	Interru	pt Reau	est Flag		1 (W)	
						y		0 (R)	: No interrupt request

① Operation


The time-base counter outputs (TBC1 to TBC20) are used as clock source or timing data for Timer/Counter, Capture (CAP0/CAP1/CAP2), timing pulse generator (TPG), and other peripheral I/O blocks. The contents of time-base counter outputs TBC5 to TBC20 can be read by reading the time-base counter data registers, TBCDR1 and TBCDR2. Note that the data registers must be read in order of TBCDR1 and then TBCDR2.

1 (R) : Interrupt request

Time-base counter interrupt requests (INTTBC) can be generated on the rising edges of counter outputs TBC11 to TBC18. The interrupt source is selected by the time-base counter control register TBCCR <INTTBC11, INTTBC10, INTTBC01, and INTTBC00>. The INTTBC interrupt requests are comprised of two interrupt request signals INTTBC0 and INTTBC1 that are logical OR' ed to generate an interrupt request. Which interrupt is requested can be identified by reading the watchdog timer control register 1 WDTCR1 <TBC0F> and <TBC1F>.

The INTTBCO flag <TBCOF> and INTTBC1 flag <TBC1F> can be cleared by writing "0" in the register.

Table 3.3.1 lists the interval time of time-base counter outputs.



			•							
	TBC1	TBC2	TBC3	TBC4	TBC5	TBC6	TBC7	TBC8	TBC9	TBC10
Interval Time [s]	22/f	23/ f	24/f	25/f	26/f	27/f	2 ⁸ /f	29/f	210/f	211/f
at 16 MHz [µs]	0.25	0.5	1.0	2.0	4.0	8.0	16.0	32.0	64.0	128.0
	TBC11	TBC12	TBC13	T8C14	T8C15	TBC16	TBC17	TBC18	TBC19	TBC20
	212/f	213/f	2 ¹⁴ /f	215/f	2 ¹⁶ /f	2 ¹⁷ /f	2 ¹⁸ /f	219/f	220/f	2 ²¹ /f
	256.0	512.0	1024	2048	4096	8192	16384	32768	65536	131072

Table 3.3.1 interval time of Time-base Counter (f = fc)

3.3.3 Standby-Controling Circuit

Standby-controling circuit operates for oscillator (high frequency clock, low frequency clock) oscillate/stop and system clock switching. The TMP90CR74A has five operation modes : NORMAL, IDLE, SLOW, SLEEP, and STOP. System control registers (SYSCR1 and SYSCR2) are used to switch between these operation modes. Figure 3.3.4 shows an operation mode transition diagram and the device status in each operation mode.

NORMAL mode

This mode is to operate CPU core and peripheral hardwares under high frequency clock (fc). The mode after resetting is NORMAL mode (only high frequency clock oscillates).

② IDLE mode


In this mode, the CPU is halted, with the peripheral hardware operated by the high-frequency clock (fc). (Refer to the device status in each operation mode in Figure 3.3.4 (b).) To set IDLE mode, set WDTCR2<HALTM1, HALTM0> to IDLE mode previously, and execute HALT instruction. This IDLE mode is released by interrupt, which comes from peripheral hardwares or external input; afterwards the device becomes NORMAL mode again. When IFF (interrupt enable flag of CPU) is "1" (interrupt is enabled), the device returns to normal operation after the interrupt operation. When IFF is "0" (interrupt is disabled), the device restart from the instruction following HALT for IDLE mode.

③ SLOW mode

In this mode, the high-frequency clock is made to stop oscillating, with the CPU core and peripheral hardware operated by the low-frequency clock (fs), thus helping to save power consumption greatly. (Refer to the device status in each operation mode in Figure 3.3.4 (b).) Before the SLOW mode is used, the Low-frequency clock (fs) must already be oscillating at the beginning of your application program after the device is cleared of a reset. Switch over from NORMAL to SLOW modes and from SLOW to NORMAL modes are controlled by the system control register <\$YSCR1 or \$YSCK2>.


④ SLEEP mode

In this mode, the CPU is halted, with the peripheral hardware operated by the low-frequency clock (fs). The same procedure is followed to activate the SLEEP mode and return to the SLOW mode as in the IDLE mode. (Refer to the operation mode transition diagram in Figure 3.3.4 (a).)



STOP mode

All system operations including oscillating circuit stop under this mode. The device keeps the internal condition under low current consumption. In this case, the I/O port output state can be selected for all ports collectively between output retention or high-impedance state by the watchdog timer control register 1 WDTCR1 <DRVE>. In order to set device to STOP mode, set watchdog timer control register 2 WDTCR2 <HALT1, 0> to STOP mode and execute HALT instruction. Releasing is done by external interrupt INTO (P50) or INT1 (P51) (Interrupt generation timing is selected either rising edge or falling edge). After the period for warming-up, the device restarts from the instruction followed by HALT instruction when interrupt is disabled. And it restarts after interrupt routine when interrupt is enabled.



(a) Operation Mode Transition Diagram

Operation	Ocsil	lator	CPU	Desistant	System	
Mode	High freq. (fc)	Lowfreq. (fs)		Peripheral	Clock	
RESET		Stop	Reset	Reset		
NORMAL	Osc.	Osc. or	Run	Operation	High- frequency	
IDLE		Stop	Stop	(Note 1)		
SLOW			Run	(Note 2)	Low-	
SLEEP	Stop	Osc.		(Note 1)	frequency	
STOP		Stop	Stop	Stop	Stop	

(b) Device status in each operation mode

- Note 1) The I/O ports retain the previous status immediately before the HALT instruction is executed. The peripheral circuits only (1) time-base counter (TBC), (2) watchdog timer (WDT), (3) realtime counter (RTC), and (4) interrupt control circuit are operating.
- Note 2) The operating circuits in this case are (1) I/O ports, (2) time-base counter (TBC), (3) watchdog timer (WDT), (4) real-time counter (RTC), and (5) interrupt control circuit. (All other peripheral circuits and their interrupts must be disabled before they are placed in the SLOW mode.)

Figure 3.3.4 Operation mode transition diagram and device status

9097249 0043670 647 🔳

MCU90-403

System Control Resister 1

SYSCR1 (FFBOH)

7	6	5	4	3	2	1	0					
	SYSCK	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	(Reset Value +010 1000)				
SYSCK		(W)Syste (R) Mon		Mode	Select		0 : High Frequency Clock Mode 1 : Low Frequency Clock Mode					
XEN		(W)High (R) Mon	•	ncy Osci	llator Co	ontrol	0 : Stop Oscillation 1 : Continue / Restart Oscillation					
XTEN		(W)Low (R) Mon		ncy Oscil	llator Co	ontrol	0 : Stop Oscillation 1 : Continue / Restart Oscillation					
RXEN		High Fre after res	• •				0	: Stop Oscillation : Restart Oscillation R/W				
RXTEN		Low Free restartin	• •			ol after	0					
RSYSCI	ĸ	System (restartin					0	High Frequency Clock Mode Low Frequency Clock Mode				
WUEF		(W)War (R) War				bl	0	: (W) – (R) Warming-up Complete : (W) Warming-up Start, (R) In Warming-up				

System Control Resister 2

SYSCR2 (FFB1H)

2 7	6	5	4	3	2	1	0				
)			RTCCK	RTCST	RTCIS1	RTCIS0	WARM	(Reset Value ***0 0000)			
DICCK	RTCCK RTC Clock Source Select						0	: Low Frequency Clock			
RICCK		RICCIO	K SOULC	e Select			1	: High Frequency Clock			
DICCT	RTCST RTC Start Control						0	: Stop and Counter Clear			
RICSI							1	: Start			
							00	: fc/2 ¹⁵ or fs/2 ¹⁵ (1.0) [s]			
RTCIS1					DTC		01	: fc/2 ¹⁶ or fs/2 ¹⁶ (2.0) [s]			
	Interval Time Control of RTC Interrupt					errupt	01 10 : fc/214 or fs/214 (0.5) [s]				
RTCISO								: Inhibited			
								: 214/fc or 214/fs [s]			
WARM	VARM Warming-up Time Select						1	: 216/fc or 216/fs [s]			

Watchdog Timer Control Register 1

WDTCR1	7	6	5	4	3	2 1	1	0			
(FFFBH)			TBC1F	TBCOF	WDTE		EXF	DRVE	(Reset Value **00 0*00)		
	DRVE		Controlli during S			is for po	rt	0	 High Impedance Keep the status throughout setting STOP mode 	R/W].

Watchdog Timer Control Register 2

WDTCR1	7	6	5	4	3	2	1	0		
(F797H)					WDTP1	WDTPO	HALTM1	HALTM0	(Reset Value **** 0000)	
	HALTM	1	Cottin	g Stand-by	, mode			00 : 01 :	- STOP mode	R/W
	HALTM)	setting	y stand-by	, mode			10 : 11 :	IDLE mode or SLEEP mode don't use	

MCU90-404

🛛 9097249 0043671 583 🖿

3.3.4 Controlling Operation Mode

(1) STOP mode

STOP mode is to be set by executing HALT instruction when watchdog timer control register 2 WDTCR2 <HALT1, 0> = "01". During STOP mode, both high frequency and low frequency stop oscillation and all operations are stopped. Data memory, registers, output laches for ports keep the status of just before the HALT instruction. The output for ports is selected whether to keep output or to be high impedance by setting <DRVE> in watchdog timer control register 1 (WDTCR1).

Releasing STOP mode is done by interrupt or resetting. If CPU is EI (interrupt master enable flag IFF is "1"), the interrupt is accepted and CPU starts interrupt processing. If CPU is DI (interrupt enable flag IFF is "0"), CPU restart from the instruction followed by HALT; in this case, the interrupt request flag for releasing is required to be cleared after releasing.

If STOP mode is released by resetting (RESET terminal to "L" level), even though the register setting for returned mode is SLOW mode, the device restarts from NORMAL mode.




Figure 3.3.5 Sequence example for STOP mode

STOP mode is released by following sequence.


① The oscillation starts. By setting system control register 1 SYSCR1 <RXEN, RXTEN, RSYSCK>, the operation mode after the STOP mode can be selected; setting the register <RXEN, RXTEN, RSYSCK> should precede HALT instruction for STOP mode.

	<rxen></rxen>	<rxten></rxten>	<rsysck></rsysck>
Recovering to NORMAL mode	1	0	0
Recovering to SLOW mode	0	1	1

Table 3.3.2 Operation Mode Setting after Exiting STOP Mode

- Note 1) If an interrupt request for releasing STOP mode occur when the "HALT" instruction is executed, the operation mode which is determined by SYSCR1<SYSCK, XEN, XTEN> at the execution of HALT instruction will be maintained.
- Note2) The operation mode can be confirmed by reading system control register SYSCR1 < SYSCK, XEN, XTEN>.
- Warming-up is executed in order to keep time waiting for stabilizing oscillation. During warming-up, the internal operation is still stopping. Time length for warming-up can be selected from 2 on system control register 2 SYSCR2 <WARM> to fit an oscillation characteristics.

The clock source for warming-up counter is selected by hardware; high frequency clock (fc) is to recover NORMAL mode and low frequency clock (fs) is to recover SLOW mode.



<warm></warm>	To operate in NORMAL mode (@ fc = 16 [MHz])	To operate in SLOW mode (@ fs = 32.768 [kHz])
0	1.024 ms	500 ms
1	4.096 ms	2 s

Table 3.3.3 Warming-up Time (When Exiting STOP Mode)

③ After warming-up time is completed, normal operation (NORMAL mode or SLOW mode) is restarted.

(2) IDLE (SLEEP) mode

The IDLE (SLEEP) mode is entered by executing a HALT instruction after setting the watchdog timer control register 2 (WDTCR2) <HALTM1, HALTM0> to '10'. In this mode, the CPU stops operating, with part of the peripheral circuits continuing operation. (Refer to the device status in each operation mode in Figure 3.3.4 (b).)

The IDLE (SLEEP) mode is released by an interrupt request or a reset (with the RESET pin pulled low). If a non-maskable interrupt or a maskable interrupt is in El state, an interrupt routine will be executed after releasing from the IDLE (SLEEP) mode. If the interrupt is in DI state, an instruction next to the HALT will be executed after releasing from the IDLE (SLEEP) mode. The interrupt requeset flag which is used as a mode releasing signal should be cleared to "0".

The interrupt source that can be used to release the IDLE (SLEEP) mode is (1) watchdog timer interrupt (INTWDT), (2) timebase counter interrupt (INTTBC), (3) realtime counter interrupt (INTRTC), (4) external interrupt (INT0), or (5) external interrupt (INT1).

If the device is reset when in IDLE (SLEEP) mode, the device starts up from the NORMAL mode.

(3) SLOW mode

The SLOW mode is controlled by system control register 1, 2 (SYSCR1, 2) and warming-up counter.

① Switch over from NORMAL to SLOW mode

First, set the SYSCR1 <XTEN> to "1" to activate the low-frequency clock (fs). After the oscillation stabilizes, set the SYSCR1 <SYSCK> to "1" to switch over the system clock to the low-frequency clock (fs) (The low-frequency clock (fs) had better been already oscillating at the beginning of application program). Then reset the SYSCR1 <XEN> to "0" to stop the high-frequency oscillator.


It may be convenient to use the warming-up counter to confirm the stabilized low-frequency clock (fs). The warming-up counter starts counting the low-frequency clock (fs) by setting the SYSCR1 <WUEF> to "1". The <WUEF> bit is cleared to "0" after an elapse of the warming-up time that is set in the SYSCR2 <WARM>.

Table 3.3.4 shows the warming-up time at which the mode is switched over from NORMAL to SLOW.

<warm></warm>	@ fs = 32.768 [kHz]				
0	500 ms				
1	2 s				

Table 3.3.4 Warming-up time (for shifting from NORMAL to SLOW mode)

Note 1) The warming-up time is derived by dividing the low-frequency clock (fs) by the warming-up counter. For this reason, the warming-up time includes an error, because of the unstable oscillation at the start-up. Therefore, the warming-up time must be handled as an approximate value.



Note 2) If the low-frequency clock (fs) does not have its oscillation stabilized even when the warming-up flag <WUEF> is cleared to "0", perform warming-up operation several times until the oscillation stabilizes.




Figure 3.3.6 shows a switching over sequence from NOMAL to SLOW mode.

Figure 3.3.6 Switching over sequence from NORMAL to SLOW mode

② Switch over from SLOW to NORMAL mode

First, set the SYSCR1 <XEN> to "1" to acrivate the high-frequency clock (fc) to start oscillating. After waiting for the oscillation to stabilize, reset the SYSCR1 <SYSCK> to "0" to switch the system clock from the low-frequency to the high-frequency clock (fc).

It may be convenient to use the warming-up counter to confirm the stabilized high-frequency clock (fc). The warming-up counter starts counting the high-frequency clock (fc) by setting the SYSCR1 <WUEF> to "1". The <WUEF> is cleared to "0" after an elapse of the warming-up time that is set in the SYSCR2 <WARM>.

Table 3.3.5 shows the warming-up time at which the mode is switched over from SLOW to NORMAL.

Table 3.3.5 Warming-up time (for shifting from SLOW to NORMAL mode)

<warm></warm>	@ fc = 16 [MHz]
0	1.024 ms
1	4.096 ms

- Note 1) The warming-up time is derived by dividing the high-frequency clock (fc) by the warming-up counter. For this reason, the warming-up time includes an error, because of the unstable oscillation at the start-up. Therefore, the warming-up time must be handled as an approximate value.
- Note 2) If the high-frequency clock (fc) does not have its oscillation stabilized even when the warmingup flag <WUEF> is cleared to "0", perform warming-up operation several times until the oscillation stabilizes.

MCU90-407 9097249 0043674 292





Figure 3.3.7 shows a switching over sequence from SLOW to NORMAL mode.



3.3.5 Real Time Counter (RTC)

The TMP90CR74A has the real time counter (RTC) which generates a periodic interrupt request. The RTC is controlled by System Control Register2 (SYSCR2).

The RTC is a 17bit binary counter and its clock source is selected either low frequency clock (fs) or high frequency clock (fc/4). To start/stop the counter is controlled by <RTCST>.

The period of interrupt request INTRTC is selected from 3 types by setting <RTCIS1, RTCIS0>. Table 3.3.6 shows the period of interrupt request INTRTC.

<rtcck></rtcck>	<rtcis 0="" 1,=""></rtcis>	INTRTC interrupt interval
0	00	1 s
(fs = 32.768 kHz)	01	2 s
	10	0.5 s
1	00	8.192 ms
(fc = 16 MHz)	01	16.384 ms
	10	4.196 ms

Table 3.3.6 INTRTC Interrupt Interval

MCU90-408

9097249 0043675 129 🖿

3.4 INTERRUPT CONTROLLER

The TMP90CR74A has 18 types (external : 2, internal : 16) of interrupt factors (As a source, 2 types for external and 18 types for internal; totaled 20). Two of internal are non-maskable and others are maskable.

The interrupt factor has own interrupt request flag (IRF) to keep the request for interrupt; every interrupt request flag has a vector independently. Interrupt request flag is set to "1" on occurring of interrupt request and requires acceptance for interrupt to CPU.

The acceptance for each interrupt can be enable independently by interrupt enable flag (IFF) and Interrupt Enable register (INTE). If the plural interrupt are generated simultaneously, the interrupt with higher priority is accepted first; the priority is fixed on hardware.

Priorit	ty	Interrupt Sources	Туре	Clear Code for Interrupt	Vector address
Highest	1	INTSWI (Software Interrupt)			0008H
	2	INTWDT (Watchdog Timer)	Non Maskable	_	000CH
	3	INTO (External input 0)		04H	0010H
	4	INTCAP1 (Capture 1)		05H	0014H
	5	INTCAP0 (Capture 0)		06Н	0018H
	6	INTTPG0 (Timing Pulse Generator 0)		07H	001CH
	7	INTTPG1 (Timing Pulse Generator 1)		08H	0020H
	8	INTIIC (I ² CBus)		09н	0024H
	9	INTTBC (Time Base Counter)		0AH	0028H
10	INTTO (Timer Counter 0)				
	10	INTDIR (Capstan invert detection)		ОВН	002CH
	11	INTSIO0 (Serial Interface 0)	Maskable	ОСН	0030H
	12	INTSIO1 (Serial Interface 1)		0DH	0034H
	13	INTT1 (Timer Counter 1)		OEH	0038H
	14	INTT2 (Timer Counter 2)		0FH	003CH
	45	INTT3 (Timer Counter 3)			
1	15	INTAD (A/D conversion)		10H	0040H
	16	INTVA (VISS/VASS detection)		11H	0044H
	17	INT1 (External input 1)		12H	0048H
Lowest	18	INTRTC (Real Time Counter)		13H	004CH

Table 3.4.1	Interru	pt Sources
-------------	---------	------------

MCU90-409

I 90972490043676065 🎟

When an interrupt is requested by software or from internal I/O block the interrupt request is transferred to the CPU via an interrupt controller. The CPU starts the interrupt processing if it is a non-maskable or maskable interrupt requested in the EI state (Interrupt enable flag (IFF) = "1"). However, a maskable interrupt requested in the DI state (IFF = "0") is ignored.

Having acknowledged an interrupt, the CPU reads out the interrupt vector from the interrupt controller and jumps to an interrupt routine.




Figure 3.4.1 Configuration of Interrupt Controller

MCU90-410

| 9097249 0043677 TTL 🔳

3.4.1 Interrupt processing

A non-maskable interrupt can't be disabled by programming. A maskable interrupt, on the other hand, can be enabled or disabled by programming.

An interrupt enable flag (IFF) is assigned on the bit 5 of Register F in the CPU. The interrupt is enabled or disabled by setting IFF to "1" by the El instruction or to "0" by the Dl instruction, respectively. IFF is reset to "0" by the Reset operation or the acceptance of interrupt. The interrupt can be enabled after the subsequent instruction of El instruction is executed.

Fig. 3.4.2 shows an interrupt processing flowchart.





Figure 3.4.2 Interrupt Processing Flowchart

The CPU stores the contents of program counter (PC) and the register pair AF (including the interrupt enable flag (IFF) before the accepting interrupt) into the stack, and resets the interrupt enable flag (IFF) to "0" (disable interrupts). Then, an interrupt controller transfers the interrupt vector to the program counter, and the program jumps to the interrupt routine. When vector has been read out, interrupt request flag (IRF) is cleared to "0".

The overhead from accepting an interrupt to jumping to an interrupt routine is 20 states (2.5 Is at fc = 16 MHz).

An interrupt (Maskable and Non-maskable) routine is completed by a RETI instruction. When the RETI instruction is executed, the data previously stacked from the program counter (PC) and the register pair (AF) are restored. Then, the interrupt enable flag (IFF) returns to the state before the interrupt.



3.4.2 Interrupt Controller

The "priority" in the Table3.4.1 means the order of the interrupt source to be acknowledged by the CPU when plural interrupts are requested at the same time. If interrupts of 3rd and 4th priorities are requested simultaneously, for example, CPU accepts an interrupt of 3rd priority, first. After the 3rd priority interrupt processing has been completed by a RETI instruction, the CPU accepts an interrupt of 4th priority. If an El instruction is executing in the 3rd priority interrupt routine, then the 4th priority interrupt is accepted.

The interrupt controller merely determines the priority of the sources of interrupts to be accepted by the CPU when plural interrupts are requested at the same time. It is, therefore, unable to compare the priority of interrupt being executed with the one being requested. In order to permit another interrupt during a certain interrupt routine, set the interrupt enable register (INTE1/INTE2) for the interrupt to be allowed and execute the El instruction.

Fig.3.4.1 shows a configuration of the interrupt controller. The interrupt controller consists of Interrupt Request Flag (IRF) and Interrupt Enable register (INTE) allocated to each of interrupt channels. The interrupt request flag (IRF) is a flip-flop to maintain an interrupt request from internal I/O. Each flip-flop is reset to "0" by resetting or reading out the vector by CPU when an interrupt is accepted. The interrupt request flag (IRF) can be reset by an instruction which write clear code (Refer to Table 3.4.1) to the address F790 (H).

Example) In case of resetting the interrupt request flag of INTO (External interrupt 0), write the clear code "04 (H)" to the address F790 (H).

LD (F790H), 04H

The state of interrupt request flag (IRF) can be checked by reading the address F790(H) for IRF1 and F791(H) for IRF2.

Caution) The clear code must be written in DI state.

Note) Following 4 interrupt sources in 16 maskable interrupts don't have interrupt request flag. Refer to the explanation of individual I/O function about clearing the interrupt request.

INTCAP0 :Interrupt from Capture 0INTCAP1 :Interrupt from Capture 1INTSIO0 :Interrupt from SIO 0INTSIO1 :Interrupt from SIO 1

The Interrupt Enable registers (INTE) are assigned to the address F78D (H):INTE1 and F78E (H):INTE2. Setting any of these bits to "1" enables an interrupt of the respective channel and "0" disables an interrupt. These bits are initialized to "0" by resetting.

MCU90-412

9097249 0043679 874 🎟

3.4.3 Interrupt Control Register

Followings are bit function of Interrupt Request Flag (IRF1, IRF2), Interrupt Enable Register (INTE1, INTE2) and Interrupt Control Register (INTCR).

Interrupt	Request	Flag 1
-----------	---------	--------

Request Flag 1 7 6	5 4 3 2 1	0	
·			
<u> </u>		4	
IRFTPG1		0 · No Interrupt Request	
IRFTPG0			R/W
IRFCAPO			
IRFCAP1			
IRFO	INTO Interrupt Request Flag	4	
Request Flag 2	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
	5 / 2 2 1	0	
		4	
		4	
	· · · · · · · · · · · · · · · · · · ·		
			read
		1 : Interrupt Request	only
		4	
		-	
L	· · · · · · · · · · · · · · · · · · ·		
_			
7 6		0	
IETODIR IETBO	IEIIC IETPG1 IETPG0 IECAP0 IECAP1	1E0 (Initial Value 0000 0000)	
IETODIR	INTTODIR Interrupt Enable / Disable		
IETBC	INTTBC Interrupt Enable / Disable]	
IEIIC	INTIIC Interrupt Enable / Disable		
IETPG1	INTTPG1 Interrupt Enable / Disable	0 : Disable	
IETPG0	INTTPG0 Interrupt Enable / Disable	1 : Enable	R/W
IECAP0	INTCAP0 Interrupt Enable / Disable]	
IECAP1	INTCAP1 Interrupt Enable / Disable]	
IEO	INTO Interrupt Enable / Disable		
Enable Registe	r 2		
76	5 4 3 2 1	0	
IERTC IE1	IEVA IET3AD IET2 IET1 IESIO1	IESIOO (Initial Value 0000 0000)	
IERTC	INTRTC Interrupt Enable / Disable	<u> </u>	
IE1	INT1 Interrupt Enable / Disable		
IEVA	INTVA Interrupt Enable / Disable		
IET3AD	INTT3AD Interrupt Enable / Disable	0 : Disable	
IET2	INTT2 Interrupt Enable / Disable	1 : Enable	R/W
	INTT1 Interrupt Enable / Disable	1	
IET1	Instruction of chapter bisable		1
IET1 IESIO1	INTSIO1 Interrupt Enable / Disable		
	76IRF TODIRIRFTBCIRFTDIRFTBCIRFTBCIRFTBCIRFTPG1IRFTPG0IRFCAP0IRFCAP1IRFCAP1IRFCAP1IRFCAP1IRFCAP1IRFCIRFTIRFRTCIRF1IRFT3ADIRFT2IRFT1IRFSIO1IRFSIO1IRFSIO0Enable Register776IETODIRIETBCIETCDIRIETBCIETPG1IETBCIECAP0IECAP1IEOEnable Register76IETTCIE1IETPG1IETPG0IECAP1IE0Enable Register76IERTCIE1IETACIETADI <t< td=""><td>IRF TODIRIRFTBCIRFTICIRFTPG1IRFTPG0IRF CAP1IRFT0DIRINTT0DIRInterrupt Request FlagIRFTBCINTTBC Interrupt Request FlagIRFTBCINTTBC Interrupt Request FlagIRFTPG1INTTPG1INTTPG1Interrupt Request FlagIRFTPG0INTTPG0IRFTPG1INTTPG1IRFTPG1INTTPG1IRFTPG1INTCAP0IRFTPG1INTCAP1IRFCAP0INTCAP1IRFCAP1INTCAP1IRFTIRF1IRFTIRF1IRFTIRF1IRFTIRF1IRFTIRFT1IRFT1INT1IRFT2IRF11IRFT2INT12IRF11INT11IRFT2INT12IRF11INT11IRFT2INT12IRF11INT11IRFT2INT2IRF11INT12IRF12INT12IRF11INT11IRFT2INT12IRF11INT11IRFT2INT12IRF11INT11INT11IRFT2INT12IRF11INT100INT1100IRFT2INT120IRF11INT100IRFT2IECAP0IECAP1INT100IRFT2IECAP1IECAP1INT100IRFT2IECAP1IECAP1INTT00IRFT2IETBCIETBCIETBCIETBC<td>7 6 5 4 3 2 1 0 INF</td></td></t<>	IRF TODIRIRFTBCIRFTICIRFTPG1IRFTPG0IRF CAP1IRFT0DIRINTT0DIRInterrupt Request FlagIRFTBCINTTBC Interrupt Request FlagIRFTBCINTTBC Interrupt Request FlagIRFTPG1INTTPG1INTTPG1Interrupt Request FlagIRFTPG0INTTPG0IRFTPG1INTTPG1IRFTPG1INTTPG1IRFTPG1INTCAP0IRFTPG1INTCAP1IRFCAP0INTCAP1IRFCAP1INTCAP1IRFTIRF1IRFTIRF1IRFTIRF1IRFTIRF1IRFTIRFT1IRFT1INT1IRFT2IRF11IRFT2INT12IRF11INT11IRFT2INT12IRF11INT11IRFT2INT12IRF11INT11IRFT2INT2IRF11INT12IRF12INT12IRF11INT11IRFT2INT12IRF11INT11IRFT2INT12IRF11INT11INT11IRFT2INT12IRF11INT100INT1100IRFT2INT120IRF11INT100IRFT2IECAP0IECAP1INT100IRFT2IECAP1IECAP1INT100IRFT2IECAP1IECAP1INTT00IRFT2IETBCIETBCIETBCIETBC <td>7 6 5 4 3 2 1 0 INF</td>	7 6 5 4 3 2 1 0 INF

MCU90-413

9097249 0043680 596

Interrupt Control Register

INTCR (F78FH)

76	5 4 <u>3 2 1</u>	0	
	CLKCK CLOE INT INT TAD	s TODIRS (Initial value **00 0000)	
INTTPGOE	Edge selection of INTTPG0 edge	0 : TPG03 leading edge	
INTIPOVE	(Interrupt source: TPG03)	1 : TPG03 trailing edge	
INTTPGOS	Selection of INTTPG0 interrupt source	0 : FIFO buffer empty interrupt	
INTIPOUS	Selection of INT FG0 Interrupt source	1 : FIFO buffer empty/TPG03 interrupt	R/W
TJADS	Selection of INTT3AD interrupt source	0 : INTT3 interrupt	10.00
TSADS	selection of INTISAD Interrupt source	1 : INTAD interrupt	
TODIRS	Selection of INTTODIR interrupt source	0 : INTT0 interrupt	
TODIKS	Selection of introduction of the source	1 : INTDIR interrupt	

Note 1) Clearing the interrupt request flag should be done in the DI state.

2) Only clear code can be written into Interrupt request flag 1 (IRF1).

When clearing the interrupt request located on Interrupt request flag 2 (IRF2), its clear code should be written into Interrupt flag 1 (IRF1 : address F790H).

- 3) Since the interrupt request from INTCAP0, INTCAP1, INTSIO0 and INTSIO1 comes in level signal to the interrupt controller, the interrupt request flags can not be cleared even if the interrupt request clearing vector is written to F790H.
- 4) Two interrupt requests are shared by two sources between INTTO and INTDIR, between INTT3 and INTAD. After reset operation, INTT0 and INTT3 are selected as interrupt request sources. The sources can be changed by setting INTCR<T0DIRS> and INTCR<T3ADS> bits to "1".

3.4.4 External interrupt input

The TMP90CR74A has 2 channels of external interrupt inputs (INT0,INT1). The INT0 input is assigned to P50 terminal and INT1 is assigned to P51. The interrupt timing of rising edge or falling edge for INT0/INT1 can be selected by setting of P5 mode register (P5MR<INTE0> and <INTE1>) which address is F787 (H).

A minimum pulse width for accepting interrupt of INTO and INT1 is 22/fc (250 ns at fc = 16 MHz) or 22/fs (125 μ s at fs = 32 kHz) for both "High" and "Low" level pulse width.

MCU90-414


9097249 0043681 422 🖿

3.5 WATCHDOG TIMER (WDT)

If noise or other factors cause the CPU to operate in error (malfunction), the watchdog timer (WDT) detects that fact so that the CPU can be returned to normal operating condition. When the WDT detects malfunction, a non-maskable interrupt is generated to tell the CPU.

3.5.1 Configuration

The watchdog timer is configured from 4-bit binary counter that uses either TBC10, TBC16, TBC18 or TBC20 as the input clock, a flip-flop for controlling the enable / disable of watchdog timer output, and control registers.



Figre 3.5.1 Watchdog Timer Block Diagram

3.5.2 Control Registers

The watchdog timer is controlled by three control registers, named WDTCR1, WDTCR2 and WDTCR3.

WDTCR1	7	6	5	4	3	2	1	0		
(FFFBH)			TBC1F	TBCOF	WDTE		EXF	DRVE	(Initial Value **00 1*00)	
	WDTE		Watchdo	og Time	r Enable	,		0	: Disable : Enable	R/W
Watchdog] Timer C	ontro	l Register	2						-
WDTCR2	7	6	5	4	3	2	1	0		
(F797H)		•••••			WDTP1	WDTP0	HALTM	HALTMO	(Initial Value **** 0000)	
	WDTP1		Watchdo	og Time	r			00	: TBC20 (2 ²¹ /fc or 2 ²¹ /fs) : TBC18 (2 ¹⁹ /fc or 2 ¹⁹ /fs)	
	WDTP0		Source Clock Selection						10 : TBC16 (217/fc or 217/fs) 11 : TBC10 (211/fc or 211/fs)	R/W
Watchdog	g Timer C	ontro	Register	3						
WDTCR3	7	6	5	4	3	2	1	0		
(FFFCH)									(Initial Value **** ****)	
	WDTCR	/DTCR3 Watchdog Timer Controlling Code					de	4EH B1H Others	(=::::::::::; (=::::::; (=::::::; (=:::::::; (=::::::::::	write

MCU90-415

9097249 0043682 369 🎟

3.5.3 Operation

The watchdog timer is a kind of timer which generaters an interrupt when its counter overflows. The input clock of 4-bit binary counter can be selected by the Watchdog Timer Control Register 2 WDTCR2<WDTP1,WDTP0> and the time to be detected can be selected.

By a program, the 4-bit counter should be reset before the counter becomes overflow in order to get a watchdog timer function. If the CPU can not execute writing clear code because of the noise, etc., the WDT generates an interrupt and the CPU can be recovered to a normal state by an interrupt routine of watchdog timer.

The watchdog timer starts soon after the reset.

The watchdog timer stops during STOP mode, and when the STOP mode is released it restarts after the warming-up time is over. In other mode, the watchdog timer operates, however it can be disabled by register setting.

(1) Watchdog timer enable / disable Control

By the reset operation, the enable/disable bit <WDTE> in the watchdog timer control register 1 (WDTCR1) is set to "1", and therefore the watchdog timer is enabled.

To disable the watchdog timer, this <WDTE> should be cleared to "0" and the disable code (B1H) should be written into the watchdog timer control register 3 (WDTCR3). To enable the watchdog timer from disable condition, the <WDTE> only need to be set to "1".

(2) Watchdog timer source clock select

The interval time of the watchdog timer can be selected by the clock selection bits <WDTP1>, <WDTP0> in the watchdog timer control register 2 (WDTCR2). In the reset operation, <WDTP1> and <WDTP0> are reset to "00". The following table shows the combination of the source clock and the watchdog timer's interval time.

The interrupt vector address of INTWDT is 000CH.

rable b.b.r. interval and brittatenabige time.										
<wdtp1, 0=""></wdtp1,>	Courses Cloub	Interval Time of INTWDT								
	Source Clock	at fc = 16 MHz	at fc = 32 kHz							
00	TBC 20	2097.15 ms	1048.58 s							
01	TBC 18	524.29 ms	262.14 s							
<u>10</u>	TBC 16	131.07 ms	65.54 s							
11	TBC 10	2.05 ms	1.02 s							

Table 3.5.1 Interval time of Watchdoge Timer

MCU90-416

🛛 9097249 0043683 2TS 🖿

3.6 TIMER COUNTER

3.6.1 Timer Counter 0 (TC0) / Timer / Counter 1 (TC1)

The timer counter 0 and timer counter 1 are configured from an 8-bit increment counter, 8-bit timer register and 8-bit compactor circuits. These two timer counters can be operated independently or they can be cascade-connected and used as a 16-bit timer counter.

(1) Block diagram




Figure 3.6.1 Configuration of the Timer Counter (TC1 and TC0)


① Up-counter

Each of the TC1 and TC0 has an 8-bit up-counter which input is selected by the timer / counter control register 1 TCCR1<T0CLK1, 0> and <T1CLK1, 0>.

The clock source of the TCO can be selected from internal clock TBC6 (27/fc), TBC10 (211/fc) TC1, external clock input TIO and CFGTM from a capture input control circuit (CAPIN). The clock source of the TC1 can be selected from internal clock TBC6 (27/fc), TBC10 (211/fc), TBC14 (215/fc) and TOOTRG (TCO comparator output). The TCO and TC1 can be used as 2 8-bit timers or 16-bit timer by setting the TCCR1<TMOD>. As this bit is cleared by RESET, the 8-bit timer mode is selected, initially. When the 16-bit timer mode is selected, the clock source of TC1 is fixed to the overflow output from TCO.

The count-up operation, start/stop, can be controlled independently by the timer start control register TRUN. These up-counters are cleared and stopped by reset operation.

These up-counters can be cleared by the match signals from comparators. The selection of clearing upcounters is set by TCCR1<CLBC1, 0 > in 8-bit timer mode or by TCCR1<CLBC16> in 16-bit timer mode. By setting "1" to TCCR2<T0CL> and <T1CL>, these up-counters can be cleared by software.



② Timer Register (TREG0 and TREG1)

The timer register is an 8-bit register and is used to set the interval time for timer. The comparator outputs a match signal when the value in this register and the value of up-counter becomes equal. In case that the setting value in TREG is 00H, the match signal is generated when the up-counter is overflowed. The data in this register is loaded to the comparator immediately after new data is written into this register.

By reading the TREG, the value of 8-bit counter can be read out. The interval time set in this register can't be read out. The TREG isn't initialized by reset, in other word, the initial value of TREG is unknown.

③ Comparator

The comparator compares the values in up-counter and timer register. When the data becomes equal, and the interrupt request (INTTO, INTTO) is generated.

(Note) The timer interrupt 0 (INTT0) has a same vector address as an interrupt for direction of capstan motor (INTDIR). The selection of INTT0 or INTDIR can be done by setting the interrupt control register INTCR<T0DIR>.

Timer Counter 0 Data Register

TREG0	7	6	5	4	3	2	1	0					
(FFCAH)	ТСЛТВО7	TC/TROG	TC/TR05	TC/TR04	TC/TR03	TC/TR02	TC/TR01	TC/TR00	(Initial Value	0/*0/*0/*0/*	0/*0/*0/*0/*)	Read	/Write
Timer Cou	nter 1 D	ata Reg	ister										
TREG1	7	6	5	4	3	2	1	Ō					
(FFCBH)	TC/TR17	TC/TR16	16 TC/TR15 TC/TR14 TC/TR13 TC/TR12 TC/TR11 T		TC/TR10	(Initial Value	0/*0/*0/*0/*	0/*0/*0/*0/*)	Read	/Write			
Timer Cou	inter Cor	ntrol Re	gister 1										
TCCR1	7	6	5	4	3	2	1	0					
(FFCCH)	CLBC16	CLBC1	CLBCO	TMOD	T1CLK1	T1CLK0	TOCLKI	TOCLK0	(Initial Value	0000 0000)			
	CLBC16		16-bit Ti	mer/Co	unter Cl	ear by n	atch	0 :	Disable				
		,	10-010 11					1 :					
	CLBC1		TC1 Cou	nter Clea	ar by ma	itch							
									Enable Disable				
	CLBC0		TC0 Cou	nter Clea	ar by ma	itch		1					
	тмор		Timer M	ada Eala	rtion			0	8-bit Timer N	lode			
	INNOD		inner w					1 :	1 : 16-bit Timer Mode				
	TICLK							00	•	Comparator	output)		R/W
			TC1 Sour	ce Clock	Selecti	on		01 :					
	TICLK							10 :	TBC10				
							_		: TBC14				
	TOCLK								TIO (P34 inpu	-			
	<u>`</u>		TC0 Sour	ce Clock	Selecti	on		10	CFGTM (Inpu TBC6	t from CAPIN)			
	TOCLKO	>						11				ι.	
	L							1					

MCU90-418

9097249 0043685 078 📟

Timer Counter Control Register 2

TCCR2 (FFD1F

CR2	7	6	5	4	3	2	1	0					
D1H)			TICL	TOCL	CLBC2	T2CL	T2CLK1	T2CLK0	(Initial Value **00 0000)				
	T1CL TC1 Counter Clear								0 : – 1 : Clear (One-shot)				
	TOCL		TC0 Counter Clear						0 : - 1 : Clear (One-shot)				

Timer Start Control Register

TRUN	7 6	5	4	3	2	1	0			
(FFD4H)	RUN T3RU	IN RUN	PWM0 RUN	RUN	T2RUN	TIRUN	TORUN	(Initial Value	0000 0000)	
	T1RUN	TC1 Coun	t Start					: Stop : Start		
	TORUN TCO Count Start						0 : Stop 1 : Start			

(3) Operation

① 8-bit Timer Mode

a. Generating interrupts at specified intervals

Periodic interrupts (INTTO, INTT1) can be generated by using Timer Counter (TCO, TC1) in the following procedure, Stop timer (TCO, TC1), Set the desired operating mode, source clock and interval time in the TCCR1 and TREGO (TREG1), Enable the interrupt, Start the counting of the timer.

Example :	To generate TC1 interrupt (INTT1) every 40 μ s at fc = 16 MHz, the registers should be
	set as follows ;

	MSB	LSB	
TRUN ←		0 - :	Stop and clear TC1
TCCR1 ←	- 1 - 0	01:	8-bit timer mode, TBC6 (8 μ s at fc = 16 MHz)
TREG1 ←	0000	0101:	Set 40 μ s / TBC6 = 05H to Timer register
INTE2 ←		- 1 :	Enable INTT1 interrupt
TRUN ←		1 - :	TC1 count start

Note : -; no change

Table 3.6.1 Interrupt Interval (INTTO, INTT1) and Clock Source

		ot Interval MHz)	Resolution	Clock Input
8 µ5	to	2.048 ms	8 μs	TBC6 (27/fc)
128 µs	to	32.768 ms	128 µs	TBC10 (211/fc)
2.048 ms	to	524.288 ms	2.048 ms	T8C14 (2 ¹⁵ /fc)

b.Counting up the TC1 by match signal from TC0

Set the TC1 to 8-bit timer mode and select TC0 comparator output (TO0TRG) as the TC1 clock source. Then, write the timing data in TREG0 first and write data in TREG1.

c. Using TC0 as an event counter

The counter in TCO counts an input signal from TIO (P34) terminal at its rising edge. The INTTO interrupt is generated when the counter value matches the value in TREGO.

The maximum applied frequency is fc/24[Hz] (1MHz at fc = 16 MHz) and minimum applied pulse width is 23/fc [s] (500 ns at fc = 16 MHz) both "H" and "L" levels.

MCU90-419 9097249 0043686 TO4

d. Using TCO as a counter for Capstan FG signal

The Capstan FG signal which is amplified by CFG amplifier is inputted, as CFGA signal, to the Capture input control circuit (CAPIN).

The CFGA signal is divided by 2 or by passed by Capture input control circuit and inputted to Timer Counter 1 (CFGTM signal).

② 16-bit Timer Mode

TCO and TC1 can be cascade-connected and used as a 16-bit timer counter. By setting TCCR1<TMOD> to "1", these timers are connected in cascade. In this mode, even if clock source is set for TC1, the clock source of TC1 becomes TC0 overflow output.

	rrupt Inte fc = 16 M		Resolutio	on	TC0 input clock		
8 μs	to	524.29 ms	4 8	<i>l</i> S	TBC6	(2 ⁷ / fc)	
128 µs	to	8.39 s	128 <i>µ</i>	ß	TBC10	(2 ¹¹ /fc)	
2.048 ms	to	134.22 s	2.048 n	ns	TBC14	(2 ¹⁵ /fc)	

Table 3.6.2 INTT1 Interrupt Interv	I and Clock Source for 16-bit timer counter
------------------------------------	---

To set the interval time to timer registers, lower 8-bit should be set to TREG0 and higher 8-bit should be set to TREG1 in this order.

For example, to generate INTT1 interrupt request every 0.5 s, set as following data to TREG0 and TREG1.

TBC6 as clock source (8 µs at 16 MHz)

 $0.5 \text{ s} / 8 \,\mu\text{s} = 62500 = F424 \text{H}$

TREG0 = 24H, TREG1 = F4H

In this case, the output from comparator of TC0 comes active every time when up-counter and TREG0 becomes equal, but the INTTO isn't generated, and the up-counter isn't cleared in spite of the setting in <CLBC0>.

The output from comparator of TC1 comes active every time when up-counter and TREG1 becomes equal. At the timing that both comparator of TC0 and TC1 becomes active, up-counters are cleared and INTT1 is generated.

MCU90-420

9097249 0043687 940 🛛

3.6.2 Timer Counter 2 (TC2)

The timer counter 2 (TC2) is configured from an 8-bit up-counter, timer register and comparator circuits.

(1) Configuration




Figure 3.6.2 Configuration of the Timer Counter 2 (TC2)

① 8-bit up-counter

The 8-bit up-counter counts clock selected by the timer counter control register 2 TCCR2 < T2CLK1, 0 >. The clock can be selected from the TBC6 (27/fc), TBC10 (211/fc), TI2 (P35 input) and PCTLA from Capture input control circuit (CAPIN).

The counter can be started / stopped by the Timer start control register (TRUN). The counter is cleared and stopped by reset operation.


By writing "1" to TCCR2<T2CL>, this counter can be cleared. Clearing the 8-bit counter by match signal from comparator is enabling by TCCR2<CLBC2>.

② Data Register (TREG2)

The data register TREG2 is a 8-bit register used for setting the interval time. When the up-counter becomes same value with TREG2, the comparator outputs match signal. The data written to this register is transferred immediately to the comparator. In case that the TREG2 is set as "00H", the comparator output becomes active when up-counter is overflowed. Value of the 8-bit up-counter can be read by reading TREG2. The TREG2 isn't initialized by reset, in other word, the initial value of TREG2 is unknown.

③ Comparator

The comparator compares the value of up-counter with the value of TREG2, and generates the interrupt (INTT2). Clearing the up-counter by the match signal is controlled by TCCR2 < CLBC2 >.



(2) Control register

Timer Counter 2 Data Register

TREG2	7	6	5	4	3	2	1	0				
(FFCDH)	TC/TR27	TC/TR2	5 TC/TR25	TC/TR24	TC/TR23	TC/TR22	TC/TR21	TC/TR20	(Initial Value	0/*0/*0/*0/*	0/*0/*0/*0/*)	Read/Write
Timer Cou	unter Cor	ntrol Re	gister 2									
TCCR2	7	6	5	4	3	2	1	0				
(FFCCH)			T1CL	TOCL	CLBC2	T2CL	T2CLK1	T2CLK0	(Initial Value	**00 0000)		
	CLBC2		TC2 Cou	nter Cle	ar by ma	atch sigr	nal	0	: Disable			

	rez counter erear by mater signer	1 : Enable	
T2CL	TC2 Counter Clear	0 : - 1 : Clear (One-shot)	
T2CLK1	TC2 Source Clock Selection	00 : PCTLA (from CAPIN) 01 : TI2 (P35 input)	R/W
T2CLK0		10 : TBC6 11 : TBC10	

Timer Start Control Register

TRUN	7	6	5	4	3	2	1	0				
(FFD4H)	PWM3 RUN	T3RUN	PWM1 RUN	PWM0 RUN	PWM2 RUN	T2RUN	T1RUN	TORUN	(Initial Value	0000 0000)		
	T2RUN	•	TC2 cour	nt start				0	: Stop : Start		R/W]

(3) Operation

① Generating interrupt at specified intervals

Periodic interrupt can be generated in the following procedure : Stop Timer Counter 2, set the input clock and interval to the TCCR2 and TREG2, enables the INTT2 interrupt, and start the counting of Timer Counter 2.

Example : To generate TC2 interrupt every 40 μ s at fc = 16 MHz, the registers should be set as follows.

	MSB		
TRUN ←		- 0 :	Stop and clear TC2
TCCR2 +		1 * 1 0 :	TBC6 (8 μs at 16 MHz)
TREG2 +	0000	0101:	Set TREG2 ("05H" = 40 μ s / TBC6)
INTE2 +	-	1 :	Enable INTT2
TRUN ←		- 1 :	Start TC2

Comment : *: Don't care, -: no change

Table 3.6.2 Interrupt	t Interval ((INTT2) ar	nd Clock Source
-----------------------	--------------	------------	-----------------

Timer Interrupt Interval (at fc = 16 MHz)			Resolution	Clock Input	
8 µ\$	to	2.048 ms	8 µs	TBC6 (2 ⁷ /fc)	
128 µs	to	32.768 ms	128 µs	TBC10 (211/fc)	

MCU90-422

9097249 0043689 713 📟

② Using TC2 as an event counter

The up-counter counts an input signal from TI2 (P35) at its rising edge. The INTT2 interrupt is generated when the counter matches the value in TREG2.

The maximum applied frequency is fc/24 [Hz] (1 MHz at fc = 16 MHz) and minimum applied pulse width for both "H" and "L" levels is 23/fc [s] (500 ns at fc = 16 MHz).

③ Using TC2 as a counter for CTL signal


The CTL signal amplified by CTL Amplifier, is inputted to the Capture input control circuit (CAPIN) as a CTLOUT signal. A source clock (PCTLA signal) can be selected from CTLIN (P30) input or CTLOUT signal at the CAPIN.


3.6.3 Timer Counter 3 (TC3)


The timer counter 3 (TC3) consists of the an 8-bit up-counter, 8-bit data register (TREG3), 8-bit comparator and timer flip-flop (TFF).

The TC3 can also perform as 8-bit pulse width modulation (PWM) output.

(1) Circuit Blocks







8-bit up-counter

It is an 8-bit up-counter with the clock source selected by TCCR3 <T3CLK1, 0>. The clock source can be selected from the timer base counter output TBC2 (23/fc), TBC6 (27/fc), TBC11 (212/fc) and the external input TI3 (P24 pin).

This counter can be started / stopped by setting the timer start control register (TRUN) and is cleared and stopped by reset operation. In case that timer mode is selected by TCCR3<T3MOD>, up-counter is cleared by match signal from comparator. But in PWM mode, counter is not cleared by match signal. By writing "1" to TCCR3<T3CL>, this counter can be cleared.

② Data Register (TREG3)

Data register is composed of double buffer. And trigger of sifting data is selected by setting the TCCR3<TR3DE>. Set <TR3DE> to "0" in timer mode and to "1" in PWM mode.

In timer mode, a match signal is outputted from comparator when up-counter matches with value of TREG3. The value is transferred to the comparator immediately after writing data to TREG3.

In PWM mode, the data in TREG3 is transferred to comparator every over flow timing of up-counter. A match signal is outputted from comparator when up-counter matches with value of TREG3.

In addition, reading the data register (TREG3) can be in real-time the value of the 8 bit counter. (The specified value of data register can not be read out). The data register isn't cleared by reset operation.

③ Comparator

8-bit comparator compares up-counter and TREG3. In timer mode, when match is occurred, comparator clears up-counter and generates interrupt request (INTT3).

In PWM mode, TO3 output is inverted when match is occurred. The INTT3 interrupt is generated when up-counter overflows.

④ Timer Flip-flop (TFF)

This flip-flop is flipped by the match signal from comparator and the overflow signal from up-counter, when $\langle TFF3IE \rangle = "1"$. When $\langle TFF3IE \rangle = "0"$, the flip-flop is disabled. The output of flip-flop can be outputted to TO3 (P35). This TFF output is controlled by TCCR3 $\langle TFF3IE \rangle$.

Note : The TC3 interrupt (INTT3) has the same vector address as A/D conversion interrupt (INTAD). INTT3 and INTAD need to be chosen by interrupt control register (INTCR) <T3ADS>.

R/W

(2) Control Registers

Timer Counter 3 Data Register

TREG3	7	6	5	4	3	2	1	0				
(FFD2H)	TC/TR37 1	TC/TR36	TC/TR35	TC/TR34	TC/TR33	TC/TR32	TC/TR31	TC/TR30	(Initial Value	0/*0/*0/*0/*	0/*0/*0/*0/*)	Read/Write

Timer Counter Control Register 3

7

TCCR3

6 5 4 3 2 1 0 (FFD3H) TR3DE TFF3C1 TFF3C0 TFF3IE T3MOD T3CL T3CLK1 T3CLK0 (Initial Val

TR3DE T	FF3C1	TFF3C0	TFF31E	T3MOD	T3CL	T3CLK1	T3CLK0	(Initial Value 0**0 0000)		
TR3DE		TREG3 si	fting Tri	igger Sel	lection		0:	Writing data to TREG3 Overflow of up-counter	R/W	
TFF3C1		TCO FILM	f) (T)	Invert the output (TO3) Set to "1"	write					
TFF3C0		TC3 Flip	-110p (11	r) Contr	-01		10 :		only	
TFF3IE		Timer Filp-Flop Invert Enable TC3 Mode Selection TC3 Counter Clear					0 :			
T3MOD							0	PWM mode Timer mode		
T3CL						r Clear 0 : – 1 : Clear (One-shot)				
T3CLK1		TC2 Clock Source Coloction		00 : TBC2 01 : TBC6						
T3CLK0		TC3 Clock Source Selection						: TBC11 : TI3 (Input P24 pin)		

Timer Start Control Register

TRUN	7	6	5	4	3	2	1	0			
(FFD4H)	PWM3 RUN	T3RUN	PWM1 RUN	PWM0 RUN	PWM2 RUN	T2RUN	TIRUN	TORUN	(Initial Value	00** 0000)	
	T3RUN		TC2 cou	nt Start				0	: Stop		
	ISKON		103 000	ni start				1	: Start		

MCU90-425

- (3) Operation
- ① Timer Mode

The TC3 functions as 8 bit-timer / counter by setting TCCR3 <T3MOD> to "1".

a. Generating interrupt at specified intervals

By setting interval time to TREG3, INTT3 interrupt request is generated when the data in comparator are matched with value of up-counter. By setting TCCR3<TFF3IE> to "1", TFF can be inverted (TO3 output can be inverted) with every matching.

For example, to generate INTT3 interrupt every 256 μ s, set registers as follows,

	MSB	LSB	
TRUN ←	- 0	:	Stop and clear TC3
TCCR3 ←	0110	1001:	Set timer mode and TBC 6 (8us at 16 MHz)
			Set TREG3 to "20H" = 256 μ s / TBC6
INTCR ←		0-:	}Enable INTT3 interrupt
INTE2 ←	1	:	fenable INT 13 Interrupt
TRUN ←	- 1	:	Start TC3

Note : -; no change

Γ			Interval 5 MHz)		Resolution	Clock Input		
	0.5 µs	~	128	μs	0.5 µs	TBC2 (23/fc)		
	8 μs	~	2.048	ms	8 µs	TBC6 (27 / fc)		
L	256 µs	~	65.536	ms	<i>ي</i> µ 256	TBC11 (2 ¹² /fc)		

b. Using TC3 as an event counter

It counts rising edge of the TI3 (P24) input. A data match between TREG3 and up-counter generates an INTT3 interrupt request. The maximum applied frequency is fc/24 [Hz] (1 MHz at fc = 16 MHz), and the minimum applied pulse width for both "H" and "L" level is $2^3/fc$ [s] (500 ns at fc = 16 MHz).

MCU90-426

🔲 9097249 0043693 144 📰




Figure 3.6.4 Timer counter 3 Waveform of 8-bit PWM Output

MCU90-427

9097249 0043694 080 📟


3.7 CAPTURE CIRCUIT

The capture circuit latches the time data of the time base counter (TBC) and the captures input status (Trigger input signal). The data of TBC can be latched by the trigger input signal and the interrupt request is generated to CPU. By using the capture circuit, the time can be measured in high resolution for servo control.

The capture circuit consists of the capture 0 (CAP0) with eight (8) level of 24-bit FIFO (first-in firstout) as buffer, the capture 1 (CAP1) and the capture 2 (CAP2) with single level of 17-bit FIFO as buffers.

3.7.1 Capture Input Control Circuit (CAPIN)

Capture input control circuit (CAPIN) controls the trigger input signals of the three channels of capture circuits (CAPO, CAP1 and CAP2), and comprises the capture 0 input control circuit, capture 1 input control circuit and capture 2 input control circuit.



(a) Capture 0 (CAP0) input control circuit

MCU90-428

🛛 9097249 0043695 Tì7 🎞




Figure 3.7.1 Capture input control circuit

- (1) Capture 0 (CAP0) Input Control
 - ① Remote control signal leading edge (RMTU)

This is the leading edge signal of the remote control signal detected by the remote control signal input circuit (RMTIN).

Enabling this trigger input to capture 0 (CAP0) is controlled by Capture input control register 1 CAPICR1<CAP00E>.

② Remote control signal trailing edge (RMTD)

This is the trailing edge signal of the remote control signal detected by the remote control signal input circuit (RMTIN).

Enabling this trigger input to capture 0 (CAP0) is controlled by Capture input control register 1 CAPICR1<CAP01E>.

③ Sync. separation input (VS)

This is the vertical Synchronizing signal (VSYNC) separated from Composite Sync signal by Sync signal sparator (CSYNC).

Enabling this trigger input to capture 0 (CAP0) controlled by CAPICR1<CAP02E>.

MCU90-429 9097249 0043696 953

④ Control signal (CTL)

This is the control signal (CTLOUT) that has been amplified at the CTL amplifier or an external signal from P30 (CTLIN). External input (CTLIN) can be selected by the capture input control register 5 (CAPICR5) <CTLSEL>. The capturing timing can be selected from either leading edge of control signal or both leading and trailing edges by the capture input control register 4 (CAPICR4) <CTLEG>. The detected edge signal can be divided by a 6-bit programmable frequency divider. The frequency division ratio can be set by the capture input control register 2 (CAPICR2) <PCPR5-0>. The frequency division ratios can be set from <PCPR5-0> = 00H (1/1 frequency division) to <PCPR5-0> = 3FH (1/64 frequency division). Selection of whether edge signal is divided or bypassed is carried out by the VISS/VASS control register 2 (VIVACR2) <CDIV>.

Enabling the trigger input to capture 0 (CAP0) is controlled by CAPICR1 <CAP03E>.

⑤ AC Clock Input (ACCK)

This is the AC signal from which noise has been removed by the AC clock input circuit (ACCK). Enabling the trigger input to capture 0 (CAPO) is controlled by CAPICR1 < CAP04E>.

S External Input/V-sync Input (EXT/VS)

The EXT/VS doubles as the external input (EXT) and V-sync signal (VS). Either of these can be selected by CAPICR4 < EXTVS>.

Enabling the trigger input to capture 0 (CAP0) is controlled by CAPICR1 <CAP05E>.

a. External input (EXT)

This is the external trigger input that is inputted from the P34 (TI0/EXT) terminal. The input polarity of the trigger can be switched by CAPICR4 < EXTEG >.

b. V-sync signal (VS)

This is the vertical synchronizing signal (VSYNC) that has been separated from the composite synchronizing signal by the Sync signal separator (CSYNC).

(2) Capture 1 (CAP 1) Input Control

The trigger of capture 1 (CAP1) is a cylinder speed and phase signal (DFGPG). Detection of the leading edge or trailing edge of the DFGPG signal from terminal P31 (DFGPG) is carried out by CAPICR4 <DFGPGEG>. The detected edge signal can be divided by a 3-bit programmable frequency divider. The frequency division ratio can be set by $\langle DPCP2-0 \rangle$ of capture input control register 3 (CAPICR3). The frequency division ratios can be set from $\langle DPCP2-0 \rangle = 0H$ (1/1 frequency division) to $\langle DPCP2-0 \rangle = 7H$ (1/8 frequency division). Enabling the trigger input to capture 1 (CAP1) is controlled by $\langle CAP1E \rangle$ of capture input control register (CAPICR1).

MCU90-430


🛚 9097249 0043697 89T 🎟

(3) Capture 2 (CAP2) Input Control

The trigger of capture 2 (CAP2) is the capstan frequency signal (CFGA) amplified by the CFG amplifier. The input signal can be divided 1/1 or 1/2 by using <CFGWPR> of capture input control register 4 (CAPICR4). Either the leading edge or both the leading and trailing edges of the CFGA signal can be selected by CAPICR4<CFGEG>. The detected signal can be divided by a 6-bit programmable frequency divider. The frequency division ratio can be set by <PCPR5-0> of CAPICR2 in common with the capturing for CTL. The divided CFGA signal can be masked during an interval of TBC8 (29/fc) x 8 [s] by a 4-bit mask counter. CFGA signals during the mask interval are not inputted to CAP2, but CFG flag (CAPICR5 <CFGMCP>) is set to "1". The CFG flag can be reset to "0" by <CFGCL> of capture control register 1 (CAPCR). The selection between subjecting the CFGA signal to mask processing or by passing it can be selected by <MSK> of VISS/VASS control register 2 (VIVACR2).

Enabling the trigger input to capture 2 (CAP2) is controlled by <CAP2E> of capture input control register 1 (CAPICR1).

Fig. 3.7.2 shows the timing chart for capture 2 input control.







9097249 0043698 726 🖿

(4) Capture Input Control Register

Capture input control register 1

CAPICR1 (FFBFH)

7	6	5	4	3	2	1	0			
CAP2E	CAP1E	CAP05E	CAP04E	CAP03E	CAP02E	CAP01E	CAP00E	(Initial value	0000 0000)	
CARDE		Enable/d	isable th	ne captu	re 2 (CA	.P2)	0:	Disable		
CAPZE		trigger ir	nput				1:	Enable		
C		Enable/d	isable th	ne captu	re 1 (CA	.P1)	0:	Disable		R/W
CAP1E		trigger ir	nput				1:	Enable		
CAP05E	to	Enable/d	isable th	ne captu	re 0 (CA	.P0)	0:	Disable		
CAPOOE	: 1	trigger ir	nput				1:	Enable		

Capture input control register 2

CAPICR	Ì
(FFF6H)	

CR2	7	6	5	4	3	2	1	0				
H)	PCTL CK1	PCTL CK0	PCPR5	PCPR4	PCPR3	PCPR2	PCPR1	PCPRO	(Initial value 00	000 0000)		
	PCPR5 t PCPR0		Control of frequence		-	mable		for CTL	the frequency divis IN (from P30) / CLTC from CFG amp.)	•	-	R/W

Capture input control register 3

CAPICR3	7	6	5	4	3	2	1	0		
(FFF7H)						DPCP2	DPCP1	DPCP0	(Initial value **** *000)	
	DPCP2 to	,	Control	of 3-bit p	rogram	mable		Setting	the frequency division ratio of DFGPG (from	DAN
	DPCP0		freque	ncy divide	r			P31) fro	om 1/1 to 1/8	R/W

Capture input control register 4

CAPICR4 (FFF9H)

76	5 4 3 2 1	0	
	EXTVS EXTEG DFGP CFG CFGEG	CTLEG (Initial value **00 0000)	
	SYTA(5 (to CAPO) input colortion	0 : Input VSYNC (from CSYNC)	
EXTVS	EXT/VS (to CAP0) input selection	1 : Input EXT (from P34)	
EVTEC	Edge selection for EXT input (from	0 : Leading edge	
EXTEG	P34)	1 : Trailing edge	
	Edge selection for DFGPG input (from	0 : Leading edge	
DFGPGEG	P31)	1 : Trailing edge	R/W
-	Frequency division ratio selection for	0 : 1/1 frequency division	
CFGWPR	CFGA input (from CFG amplifier)	1 : 1/2 frequency division	
	Edge selection for CFGA input (from	0 : Both edges	
CFGEG	CFG amplifier)	1 : Leading edge	
CT: CC	Edge selection for CTLIN/CTLOUT	0 : Leading edge	
CTLEG	input (from P30/CTL amplifier)	1 : Both edges	

Capture input control register 5

CAPICR5 (FFFAH)

7	6	5	4	. 3	2	1	0		
		CTLSEL	RMTST	RMTPO	АССКВР	RMTBP	CFGMCP	(Initial value **00 0000)	
CTLSEL		Selection	n of CTL	input (t	o CAP0)		i	CTLOUT (from CTL amplifier) CTLIN (from P30)	R/W
CFGMCF	P	CFG flag							read only

MCU90-432

9097249 0043699 662 🔳


Capture control register


CAPCR	7	65	4	3	2	1	0			
(FFBEH)		GPG) CAPCL	VISFRS	VASFRS	TPR\$0	CFGCL	CAFRS	(Initial value	0000 0000)	
	CFGCL	Clear C	FG flag				0	: -		
			. e				1	: Clear (one-sh	ot)	 R/W
VISCALACE	control roo									

VISS/VASS control register 2

VIVACR2	7	6	5	4	3	2	1	0		
(FFF5H)	Ρርτιρο	PCTL CKS	CDIV	MSK	VISS3	VIS52	VISS1	VISSO	(Initial value 0000 0000)	
			Control					0	: Frequency division from 1/1 to 1/64	
			(from P3	0) / CTL	OUT (fro	m CTL a	mp.)	1	: Bypass	
	MSK		Mask co	ntrol of	CFGA sig	gnal (fro	om CFG	0	: With noise Mask	R/W
			amplifie	r)				1	: Bypass	

3.7.2 Capture 0 (CAP0)






(1) Description of Operation

① Capture

The trigger signals for capture 0 are the six signals that are outputted from the capture 0 input control circuit, RMTU, RMTD, VS, CTL, ACCK and EXT/VS signals. The CAP0 latches 18 bits of timing data (Output from Time Base Counter : TBC3 to TBC20) in 3 bytes of Capture Data Register (Memory address FFB7H to FFB9H) and 6 bits of trigger data. It latches a total of 24 bits data.

The 24 bits of latched data can be obtained by reading the data from memory addresses FFB7H, FFB8H and FFB9H in this order.

			FIFO buffer is shi	
	data is read last.			



② FIFO Status Register

The 24-bit 8-stage buffer features a FIFO (First In First Out) function, allowing the data latched first to be read first. The FIFO status register (CAPFST) indicates the shift status of FIFO, and the status bits that correspond to the stage being latched are set to "1". When the 8-stage FIFO buffer become full, capture operations are disabled and the FIFO status register shows "FFH".

When the FIFO status register shows "00H", in other words the 8-stage FIFO buffer is empty, the reading data of the capture data register is "FFH". The capture data can be read out when INTCAP0 interruption has been generated after data has been latched by a trigger signal, or when the FIFO status register is not "00H."

③ Capture Reset

In addition to a system reset function (initialization by resetting), capture 0 also possesses a software reset function. Software reset is performed by writing "1" at <CAFRS> of the capture control register (CAPCR). In performing a software reset, the following circuits are initialized.

- a. The FIFO address counter is addressed to the first stage of the 8-stage FIFO buffer.
- b. The FIFO status register (CAPFST) is initialized to "00H."

④ INTCAP0 Interruption

When latch operations are carried out by a trigger input signal, an INTCAPO interruption request is generated. The INTCAPO interruption request signal is maintained in an active state until the FIFO status register reaches "00H" (empty).

Once INTCAP0 interruption is received, capture data in CAP0L, CAP0M and CAP0H <CAP0D16 to 17> and trigger input data in CAP0H <CAP0T0 to 5> can be read-out and verified the time data and interrupt sources.

INTCAPO interruption requests are canceled by reading out the FIFO buffer until the content of the FIFO status register reaches "00H" or writing "1" to <CAFRS> of CAPCR.

⑤ Data Processing

The upper 6 bits of the 24 bits of data latched by the FIFO buffer are the status data for the trigger signal. The data of the bit that corresponds to the trigger input signal is set to "1," so by reading out this data the input signal can be identified.

Store the latched data in RAM, and by subtracting the data previously stored in the RAM from the data latched by the next trigger signal, highly precise time measurement can be carried out. Detection precision is 500ns when operating at 16 MHz, and quantum error is extremely small.

MCU90-434

9097249 0043701 040 🖿

(2) Control Register

Capture 0 FIFO status register

CAPFST	7	6	5	4	3	2	1	0				
(FFB6H)	CAPF7	CAPF6	CAPFS	CAPF4	CAPF3	CAPF2	CAPF1	CAPFO	(Initial value	0000 0000)		
	(8th stage)	(7th stage	(6th stage)	(5th stage)	(4th stage)	(3rd stage)	(2nd stage)	(1st stage)				
	CAPF7	to	FIFO stat	ture	· ·			0	no capture da	ita		read
	CAPFO							1	capture data	present		only
Capture 0	data reg	gister - l	ow ordei	r								
CAPOL	7	6	5	4	3	2	1	0				
(FFB7H)	CAP0D7	CAPOD	CAPODS	CAP0D4	CAP0D3	CAP0D2	CAP0D1	CAPODO	(Initial value	**** ****)	read only	
	(TBC10)	(TBC9)	(TBC8)	(TBC7)	(TBC6)	(TBC5)	(TBC4)	(TBC3)				
Capture 0	data reg	gister - r	niddle or	rder								
CAPOM	7	6	5	4	3	2	1	0				
(FFB8H)	CAP0 D15	CAP0 D14	CAP0 D13	CAP0 D12	CAP0 D11	CAP0 D10	CAP0 D9	CAP0 D8	(Initial value	**** ****)	read only	
	(TBC18)	(TBC17	(TBC16)	(TBC15)	(TBC14)	(TBC13)	(TBC12)	(TBC11)			-	
Capture 0	data reg	jister - I	nigh orde	er								
	7	6	5	4	3	2	1	0				
CAPOH	CAPOTS (EXT/	CAP0T4	CAPOT3	CAP0T2	CAP0T1	САРОТО	CAP0 D17	CAPO D16	(Initial value	**** ****)	read only	
(FFB9H)	VS>	(ACCK)	(CTL)	(VS)	(RMTD)	(RMTD)	(TBC19)	(TBC20)			-	
	CAPOT	5 to	Triogori					0	no trigger inp	out		read
	CAPOT	0	Trigger i	npursia				1	trigger input			only
Capture co	ontrol re	gister										
	7	6	5	4	3	2	1	0				
CAPCR	CAP2T	CAP1T		Luccor								
(FFBEH)	(CFG)	(DFGPG	CAPCL	VISFRS	VASFRS	TPRSO	CFGCL	CAFRS	(Initial value	0000 0000)		
	CAFRS		FIFO cou	inter/sta	itus clea	r		-	: – : clear (one-shi	ot)		R/W

MCU90-435

🔳 9097249 0043702 T&7 🖿

3.7.3 Capture 1/Capture 2 (CAP1/CAP2)




Fig. 3.7.4 Structure of Capture 1/Capture 2

- (1) Operation
 - ① Capture

The trigger input signals are DFGPG and CFG signals for capture 1 and capture 2 respectively.

The output values of time base counters (TBC1-TBC16) are latched onto the 2 bytes of capture data register (capture 1 has memory addresses FFBAH and FFBBH, while capture 2 has memory addresses FFBCH and FFBDH) using the edge of the trigger input signal.

The trigger input signal is latched onto <CAP1T> and <CAP2T> of the capture control register (CAPCR).

When the CAPCR < CAP1T > is "1", the Capture 1 data can be obtained by reading out the data from the low order of the capture 1 data register (CAP1L) and from the high order capture 1 data register (CAP1H) in this order. By reading out CAP1H, the trigger input status < CAP1T > is cleared. When < CAP1T > is "0" the read-out of CAP1L and CAP1H is "FFH."

When the CAPCR < CAP2T > is "1", the Capture 2 data can be obtained by reading out the data from the low order of the capture 2 data register (CAP2L) and from the high order capture 2 data register (CAP2H) in this order. By reading out CAP2H, the trigger input status < CAP2T > is cleared. When <CAP2T > is "0" the read-out of CAP2L and CAP2H is "FFH."

② Capture Reset

In capture 1 and 2, trigger input signal <CAP1T> and <CAP2T> can be cleared by writing "1" to <CAPCL> of CAPCR.

MCU90-436 9097249 0043703 913 🗰

③ INTCAP1 Interruption

When latch operations are carried out by the edge of a DFGPG signal or CFG signal, a INTCAP1 interruption request is generated.

INTCAP1 interruption is common to both capture 1 and capture 2, so please read out <CAP1T> and <CAP2T>, and discriminate between them before carrying out processing.

INTCAP1 interruption requests are released by reading out either CAP1H or CAP2H and clearing <CAP1T> <CAP2T> to "0," or by writing <CAPCL> of CAPCR to "1."

(2) **Control registers**

① Control register of capture 1

Capture 1 data register - low order

CAP1L	7	6	5	4	3	2	1	0			
(FFBAH)	CAP1D7	CAP1D6	CAP1D5	CAP1D4	CAP1D3	CAP1D2	CAP1D1	CAP1D0	(initial value	**** ****)	read only
	(TBC8)	(TBC7)	(TBC6)	(TBC5)	(T8C4)	(TBC3)	(TBC2)	(TBC1)			
Capture 1	data reg	jister - h	igh orde	r							

CAP1H	7	6	5	4	3	2	1	0			
(FFBBH)	D15	D14	D13	D12	CAP1 D11	D10	D9		(Initial value	**** ****)	read only
	(TBC16)	(T8C15)	(TBC14)	(TBC13)	(TBC12)	(TBC11)	(TBC10)	(TBC9)			

Capture control register

CAPCR (FFBEH)

7 6	5	4	3	2	1	0		
CAP2T CAP1 (CFG) (DEGP		VISFRS	VASFRS	TPRSO	CFGCL	CAFRS	(Initial value 0000-0000)	
CAP1T (DFGPG)	CAP1 tri	gger inp	out statu	s		0	: No trigger input : Trigger input	read only
CAPCL	CAP1/CA	AP2 statu	us clear			0	: – : Clear (one-shot)	R/W

② Control register of capture 2

Capture 2 data register low order

CAP2L	7		5	-1	3	2	1	0			
(FFBCH)	CAP2D7	CAP2D6	CAP2D5	CAP2D4	CAP2D3	CAP2D2	CAP2D1	CAP2D0	(Initial value	**** ****)	read only
	(TBC8)	(TBC7)	(TBC6)	(TBC5)	(TBC4)	(TBC3)	(TBC2)	(TBC1)			

Capture 2 data register high order

CAP2H		-	-		3	-	•	-			
(FFBDH)	CAP2 D15	CAP2 D14	CAP2 D13	CAP2 D12	CAP2 D11	CAP2 D10	CAP2 D9	CAP2 D8	(Initial value	**** ****)	read only
	(TBC16)										

Capture control register

CAPCR

(FFBEH)

7	65	4	3	2	1	0			
	GPG) CAPCI	VISERS	VASERS	TPRSO	CFGCL	CAFRS	(Initial value	0000 0000)	
CAP2T	Captur	e 2 trigge		+=+		0	: No trigger in	put	read
(CFG)	Captur	e z urgge	in inputs	status		1	: Trigger input	t	only
CAPCL	CAPI/C	AP2 statu	is close			0	: -		
			us ciear			1	: Clear (one-sh	ot)	R/W

MCU90-437

9097249 0043704 AST 📟


3.8 AC CLOCK INPUT CIRCUIT (ACCK)


AC clock input circuit (ACCK) is a digital noise canceler that samples the AC signal supplied from a home power source and transmits only those components that exceed the designated pulse width to a capture circuit.

The edge signal that is detected is inputted to capture 0 (CAP0) via a capture input control circuit (CAPIN). Measuring its cycle and discrimination of 50/60 Hz, etc. can be carried out easily by using capture function.


3.8.1 Circuit Structure

The AC clock input circuit (ACCK) comprises a 4-bit shift register that samples and shifts a signal level input from P33 (ACCK) terminal, a 4-bit comparator and RS flip-flop.





3.8.2 Control Register



(FFFA

PICK5		0	2	4	3	4	•	0			
FAH)			CTLSEL	RMTST	RMTPO	АССКВР	RMTBP	CFGMCP	(Initial value	**00 0000)	
	ACCENT		AC Clock	. innut c	ontrol			0:	Sampling		R/W
	ACCKB	r	AC CIOCA	mpure	0110101			1 :	Bypass		10.00

MCU90-438

9097249 0043705 796 1

3.8.3 Explanation of Operation

The signal input from ACCK (P33) terminal is sampled by the leading edge of the time base counter (TBC) output. When all of the output of the 4-bit shift register becomes "1", the RS flip-flop is set to "1". And when all values of the 4-bit shift register become "0", the RS flip-flop is reset to "0." The sampling/shift clock can be selected in one of TBC10-TBC13 using <ACKS1, ACKS0> of the AC clock control register (ACCR). In addition, the start/stop of sampling shift operations is controlled by ACCR <ACCKST>. By writing "0" to <ACCKST> the 4-bit shift register is cleared to all "0", the RS flip flop is resetted to "0" and shift operations stop.

The selection to sample or to bypass ACCK input is implemented using <ACCKBP> of capture input control register 5 (CAPICR5).

Table 3.8.1 shows the sampling clock rate and the minimum pulse width capable of being received as a regular input signal. Fig. 3.8.2 shows a timing chart for the AC clock input circuit.

<ack\$1,0></ack\$1,0>	Sampling clock	Minimum pulse width regarded as a regular signal
00	$TBC10 = fc/2^{11}$	2 ¹¹ /fc x 4 (0.512 ms)
01	$TBC11 = fc/2^{12}$	2 ¹² / fc x 4 (1.024 ms)
10	$TBC12 = fc / 2^{13}$	2^{13} / fc × 4 (2.048 ms)
11	$TBC13 = fc / 2^{14}$	2 ¹⁴ / fc × 4 (4.096 ms)

Figures in brackets are when operating at 16MHz







Figure 3.8.2 Timing Chart for AC Clock Input Circuit



3.9 REMOTE CONTROL SIGNAL INPUT CIRCUIT (RMTIN)

The remote control signal input circuit (RMTIN) consists of the loss recovery circuit and the noise cancellation circuit.


The leading edge and trailing edge detected by the RMTIN is inputted to the capture 0 (CAP0) via the capture input control circuit (CAPIN).

Width of the remote control signal can be measured by the CAP0.

3.9.1 Configuration

Each of the loss recovery circuit and the noise cancellation circuit consists of 4-bit binary up-counter, comparator and RS flip-flop.

Fig. 3.9.1 shows the configuration of the remote control signal input circuit.





MCU90-440

9097249 0043707 569 🎟

3.9.2 Control Registers

Remote control signal input control register

RMTCR	H) RMTD7 RMTD6		5	4	3	2	1	0					
(F795H)			6 RMTD5 RMTD4		RMTD3	RMTD2	RMTD1	RMTDO	(Initial value 0000 0000)				
	RMTD to RM		Width o	f noise c	ancellat	ion		Setting of comparative value of 4-bit counter (noise cancellation circuit)					
	RMTD3 to RMT0		Width o	f loss rec	overy			Setting of comparative value of 4-bit counter (loss recovery circuit)					

Capture input control register 5

CAPICR5 (FFFAH)

76		5	4	3	2	1	0								
	[CTLSEL	RMTST	RMTPO	АССКВР	RMTBP	CFGMCP	(Initial value **00 0000)							
RMTST			p remot	e contro	ol signal	input		: Stop							
RMTPO	-	ontrol witchin	g polari	ty of rei	mote cor	ntrol		: Start : Positive							
signal input							1		w						
RMTBP	Bypass control for the remote contro						Bypass control for the remote control							operation	
	si	signal input						: Bypass the loss recovery and noise cancellation circuit							

3.9.3 Operation of Remote Control Signal Input Circuit

(1) Control for the remote control signal input

The polarity of the remote control signal input from the RMTIN (P32) pin can be switched by <RMTPO> of the Capture input control resister 5 (CAPICR5). By setting <RMTPO> to "1" the input polarity can be reversed.

The remote control signal is sampled by the trailing edge of the TBC4 (2 ms when operating at 16 MHz) of the Time base counter (TBC) output.

Hereinafter, the operation in case of <RMTPO> = 0 (positive polarity) will be explained.

(2) Operation of the loss recovery circuit

In case that high-active remote control signal is received, the loss recovery circuit recovers negative polarity loss pulse which width is less than that is set in the Remote control signal input control register RMTCR <RMTD3 to RMTD0>.

The 4-bit counter counts TBC6 (8 μ s when operating at 16 MHz) of the Time base counter output. So, <RMTD3 to RMTD0> should be set a value equivalent to width of loss pulse which is planned to be recovered. In case of receiving negative pulse which width is more than setting value in the RMTCR <RMTD3 to RMTD0>, the remote control signal input circuit judges that the trailing edge of negative pulse was trailing edge of remote control signal and outputs the "RMTD" signal to capture input control circuit (CAPIN).

MCU90-441 9097249 0043708 4T5

(3) Operation of the noise cancellation circuit

In case that high-active remote control signal is received, the noise cancellation circuit cancels positive polarity pulse which width is less than that is set in the Remote control signal input control register RMTCR < RMTD7 to RMTD4>.

The 4-bit counter counts TBC9 (64 μ s when operating at 16 MHz) of the Time base counter output. So, <RMTD7 to RMTD4> should be set a value equivalent to width of positive polarity pulse which is planned to be canceled. In case of receiving positive pulse which width is more than setting value in the RMTCR <RMTD7 to RMTD4>, the remote control signal input circuit judges that the leading edge of positive pulse was leading edge of remote control signal and output the "RMTU" signal to capture input control circuit (CAPIN).

(4) Measuring the pulse width of remote control signal


"RMTU" signal (leading edge of the remote control signal) and "RMTD" signal (trailing edge of the remote control signal) are inputted to the Capture 0 (CAP0) via the Capture input control circuit (CAPIN). The width of remote control signal can be calculated by software which uses timing data of RMTU and RMTD.

In case of setting data 0000H to the RMTCR <RMTD3 to 0> or <RMTD7 to RMTD4>, the Remote control signal input circuit doesn't perform a loss recovery or noise cancellation operation, and when CAPICR5 <RMTBP> is set to "1", the remote control signal inputted to the Capture input control circuit (CAPIN) is by-passed the Loss recovery and Noise cancellation circuit.

Fig. 3.9.2 shows the operational timing chart of the remote control signal input circuit.

RMTIN							< RIM TPO > = "0"
<loss circuit="" recovery=""> 4-bit counter</loss>			Π				
Comparator output					Ī	<u> </u>	[
Flip-flop					\$		
<noise cancellation="" cir<br="">4-bit counter</noise>	cuit>	_X	<u>x x x</u>	XX	xx		x
Comparator output							
Flip-flop			(
RMTU			<u>`</u> 1		(
RMTD					Ì		

Fig. 3.9.2 Remote Control Signal Input Circuit Timing Chart



3.10 TIMING PULSE GENERATOR (TPG)

In order to generate the various timing pulses necessary for VTR system control, the TMP90CR74A has a timing pulse generator (TPG0) with 22-bit 4-stage FIFO buffer and a 20-bit timing pulse generator (TPG1). The TPG0 and TPG1 can output the timing pulse synchronized with the time base counter (TBC). Their resolution for both TPG0 and TPG1 is 500 ns (when operating at 16 MHz).

3.10.1 Timing Pulse Generator 0 (TPG0)

(1) Configuration

The TPGO, as shown in Fig. 3.10.1, is composed of 22-bit 4-stage FIFO data register (16-bit timing data + 6-bit output data), 16-bit comparator, 6-bit output data buffer and FIFO control circuit.





Fig. 3.10.1 Configuration of Timing Pulse Generator 0 (TPG0)



(2) Operation

① 22-bit 4-stage FIFO buffer

This is a 22-bit data register which is composed of 16-bit timing data and 6-bit output data. As this register has a 4-stage FIFO structure, the first written timing data and output data are transferred first to the comparator and output data register.

Set to the lower timing data register (TPG0L), the higher timing data register (TPG0H) and the output data register (TPG0DR) in this order. The FIFO address is incremented by writing of TPG0DR.

6-bit output data is transferred to the output data buffer when 16-bit timing data matches the value of TBC3 to TBC18. And they become the TPG00 to TPG05.

② 16-bit comparator

When the set data of the TPGOL and TPGOH matches the value of TBC3 to TBC18, the comparator outputs the match signal. The value of TPGODR is transferred to output data buffer and the FIFO address is incremented by the match signal.

③ Output data buffer

The data set in the output data register (TPG0DR) is latched by the match signal from the 16-bit comparator, and TPG00 to TPG05 outputs are changed. When resetting, this buffer is cleared to "0" and TPG00 to TPG05 outputs become "0".

④ FIFO control circuit

The FIFO control circuit controls the 22-bit 4-stage FIFO buffer and has a status flag to monitor the FIFO address.

The current number of retained data can be verified by reading out the FIFO status flags <TPF01, TPF00> of the TPG0 control register (TPG0CR). In case that the value of the FIFO status flag is "00", the FIFO empty flag <TPEMP0> is set to "1" when retained data is nothing and the FIFO full flag <TPFUL0> is set to "1" when retained data are 4 words. And, writing data to the FIFO buffer is disabled while the <TPFUL0> is set to "1". The contents of the FIFO status flags is varied each time the match signal is outputted from the comparator. The contents of the FIFO status flags is cleared to "00" by resetting. In addition, the FIFO address can be cleared by writing "1" to <TPRS0> of the capture control register (CAPCR).

⑤ Timing pulse generator 0 interrupt (INTTPG0)

When the contents of the FIFO buffer becomes empty, an INTTPGO (empty) interrupt to request the writing of the next data is generated. The INTTPGO (empty) interrupt request can be controlled by TPGOCR <FEMPIE> and CAPCR <TPRSO>. By setting <FEMPIE> to "1", INTTPGO (empty) interrupt request is enabled by writing of TPGO output data register (TPGODR). And by writing "1" to CAPCR <TPRSO>, it can be disabled (in this case FIFO address will also be cleared).

In addition, INTTPG0 (TPG03) interrupt request can be generated synchronized with the leading edge or trailing edge of TPG03. Either leading or trailing edge of TPG03 can be selected by <INTTPG0E> of interrupt control register (INTCR). To enable or disable INTTPG0 (TPG03) interrupt request can be selected using INTCR <INTTPG0S>.

INTTPG0 interrupt request is generated as logical-OR with INTTPG0 (empty) interrupt request and INTTPG0 (TPG03) interrupt request.

MCU90-444 9097249 0043711 T9T

(3) Control Register

TPG0 control register

(FFEAH)			FEMPIE	TPELLO	2 TPEMP0	1 TPF01	0 TPF00	(Initial value ***0 0100)			
		Enabling		L			<u> </u>	······································	<u>.</u>		
	FEMPIE	request	0111111	ruo (en	ipty) int	errupt	0:		write		
		request							only		
	TPFULO	TPG0 F	IFO full	flag				– FIFO full			
	TPEMPO	TPG0 F	IFO em	pty flag			0 :	-			
							1 :	FIFO empty	read		
	TPF01							Empty or full	only		
		TPG0 F	IFO stat	us flag				Retained data is 1 word			
	TPF00							Retained data is 2 words			
							11 :	Retained data is 3 words			
TPGOL (FFEBH)	er timing data 7 6 TPGOD7 TPGOD er timing data	5 6 TPG0D5	4 TPG0D4	3 TPG0D3	2 TPG0D2	1 TPG0D1	0 TPG0D0	(Initial value **** ****) Write only			
TPG0H	7 6	5	4	3	2	1	0				
(FFECH)	TPG0 TPG0 D15 D14		TPG0 D12	TPG0 D11	TPG0 D10	TPG0 D9	TPG0 D8	(Initial value **** ****) Write only			
TPG0 outp	out data registe	er									
TPGODR	76	5	4	3	2	1	O				
(FFEDH)		TPGD05	TPGD04	TPGD03	TPGD02	TPGD01	TPGD00	(Initial value **** ****) Write only			
Capture co	ontrol register				·	•					
CAPCR	76	5	4	3	2	1	0				
(FFBEH)	CAP2T CAP1 (CFG) (DFGP		VISERS	VASFRS	TPRSO	CFGCL	CAFRS				
							0:-				
	TOPSO	Clearing	of FIFO	address	and disa	abling	1 :	Clearing of FIFO address and disabling of			
	TPRSO I	of INTTPG0 (empty) interrupt request					t INTTPG0 (empty) interrupt request R				

Interrupt control register

INTCR	7 6	55	4	3	2	1	0						
(F78FH)		СІКСК	CLOE	INTT PG0E	INTT PG0S	T3ADS	TODIRS	(Initial value **00 0000)					
	INTTPGOE	INTTPG) (TPG03) interru	ipt		0 : Leading edge of TPG03						
	INTIFGUE	Edge sel	ection				1	: Trailing edge of TPG03					
	INTTPGOS	Enablin	g/disena	bling of	INTTPG	0	0	: Disable	- R/W				
		(TPG03)	interrup	t reque	st		1	: Enable					

(one-shot)

MCU90-445

🗰 9097249 0043712 926 🖿

- (4) Output of timing pulse generator 0
 - TPG00
 TPG00 is outputted from P20 (TPG00) pin.
 (Refer to 3.21.3 P2 Port.)
 - ② TPG01

TPG01 can be used as AFF (audio head switching) signal.

TPG01 is outputted from P21 (TPG01) pin. And TPG01 controls VASWP output and TP0 to TP3 output.

(Refer to 3.21.3 P2 Port, 3.13.4 Control of VASWP Output and 3.10.3 Timing Pulse Output.)

③ TPG02

TPG02 controls the pseudo synchronizing signal output (PV). (Refer to 3.15 Pseudo Synchronizing Signal Output Circuit.)

④ TPG03

TPG03 can be used as DFF (cylinder head switching) signal. TPG03 controls VASWP output, TP0 to TP3 output, VTP0 to VTP4 output, HA output and CR output. (Refer to 3.13 Head Amplifier/Color Rotary Control Circuits and 3.10.3 Timing Pulse Output.)

⑤ TPG04

TPG04 controls the pseudo synchronizing signal output (PV). (Refer to 3.15 Pseudo Synchronizing Signal Output Circuit and 3.16 On-screen Display Circuit.

⑥ TPG05

TPG05 controls HA/CR output. (Refer to 3.13 Head Amplifier (HA) /Color Rotary (CR) Control Circuit.

MCU90-446

9097249 0043713 862 📟

3.10.2 Timing Pulse Generator (TPG1)

(1) Configuration

TPG1 consist of a 20-bit data register (16-bit timing data + 4-bit output data), 16-bit comparator and 4bit output data buffer.




Fig. 3.10.2 Configuration of Timing Pulse Generator 1 (TPG1)

(2) Operation

① 20-bit data register

This is a 20-bit data register which is composed of 16-bit timing data and 4-bit output data. Set to the lower timing data register (TPG1L), higher timing data register (TPG1H), and the output data register (TPG0DR). 4-bit output data is transferred to the output data buffer when 16-bit timing data matches the value of TBC3 to TBC18. And they become the TPG10 to TPG13.

② 16-bit comparator

When the set data of the TPG1L and TPG1H matches the value of TBC3 to TBC18, the comparator outputs the match signal. The value of the TPG1DR is transferred to output data buffer and INTTPG1 interrupt request is generated by the match signal.

③ Output data buffer

The data set in the output data register (TPG1DR) is latched by the match signal from the 16-bit comparator, and TPG00 to TPG05 are outputted. When resetting, this buffer is cleared to "0" and TPG10 to TPG13 output become "0".

MCU90-447 9097249 0043714 7T9

(3) Control register

TPG1 lower timing data register

TPG1L	7	6	5	4	3	2	1	0			
(FFEEH)	TPG1D7	TPG1D6	TPG1D5	TPG1D4	TPG1D3	TPG1D2	TPG1D1	TPG1D0	(Initial value	0000 0000) Write only	
TPG1 high	er timin	g data r	egister								
TPG1H	7	6	5	4	3	2	1	0			
(FFEFH)	TPG1D15	TPG1D14	TPG1D13	TPG1D12	TPG1D11	TPG1D10	TPG1D9	TPG1D8	(Initial value	0000 0000) Write only	
TPG1 outp	out data i	register									
TPG1DR	7	6	5	4	3	2	1	0			
(FFFOH)					TPGD13	TPGD12	TPGD11	TPGD10	(Initial value	**** 0000) Write only	
							-				

(4) Output of timing pulse generator 1

① TPG10

TPG10 controls the recording amplifier for CTL signal. (Refer to 3.20 Servo Control Amplifier.)

② TPG11

TPG11 controls the recording amplifier for CTL signal. (Refer to 3.20 Servo Control Amplifier.)

③ TPG12

TPG12 can be output from TPG12 (P36) pin. (Refer to 3.21.4 P3 Port.)

3.10.3 Timing pulse output (TP/VTP)

.....

Timing pulse generator 0 (TPG0) outputs TPG01 and TPG03 can be used as AFF (audio head switch) and DFF (cylinder head switch) signals, and can be output from the VASWP terminal (refer to 3.13.4 Control of VASWP Output).

In addition, timing pulses synchronized with the AFF signal or DFF signal can be output from TP0 to TP3 pins, and timing pulses synchronized with the DFF signal can be output from VTP0 to VTP4 pins.

Table 3.10.1 shows timing pulse outputs and its output pins.

Timing Pulse Output	output pins
TP0	P20 (TPG00)
TP1	P21 (TPG01)
TP2	P24 (T13)
трз	P36 (TI2 / TO3)
VTP0	P52 (SDA0 / RXD2)
VTP1	P53 (SCL0 / SCLK2)
VTP2	P54 (TXD2)
VTP3	P22 (CR)
VTP4	P23 (HA)

Table 3.10.1 Timing Pulse Output and its output pins

(Refer to 3.21.3 P2 Port and 3.21.6 P5 Port concerning configuration of timing pulse output circuit and explanation of operation.)

MCU90-448

9097249 0043715 635 酬

3.11 PULSE WIDTH MODULATION OUTPUT (PWM)

The TMP90CR74A has four pulse width modulation (PWM) output channels. There are 2 channels of 12-bit resolution (PWM0/PWM1), 1 channel of 8-bit resolution (PWM2), and 1 channel of 14-bit resolution (PWM3). These can be used for AFC (Automatic frequency control) and APC (Automatic phase control) outputs of servo control, Voltage synthesize tunning control, and other apprication with an external low-pass filter.


3.11.1 12-bit Pulse Width Modulation (PWM0, PWM1)

PWM0 and PWM1 are controlled by data register (PWM0L/PWM0H and PWM1L/PWM1H), PWM control register (PWMCR) and timer start register (TRUN). By setting PWMCR <PWM01M>, the carrier frequency can be selected from 20.83 kHz or 41.67 kHz (When operating at 16 MHz).

Phase difference with PWM0 and PWM1 is half cycle (180°). Further, the PWM0 output is connected to the CAPFER (P37) pin, generating a timing pulse synchronized to PWM0 is possible. (Refer to Section 3.21.4 P3 Port.)


(1) Configuration

Figure 3.11.1 shows the configuration of the 12-bit PWM. They show in case that < PWM01M> is set to "0" or "1".



(a) Carrier frequency is 20.83 kHz (PWMCR < PWM01M > = 0)

МС∪90-449 Я097249 ОО43716 571 ■



(b) Carrier frequency is 41.67 kHz (PWMCR < PWM01M > = 1)

Figure 3.11.1 12-bit pulse width modulation output (PWM0/PWM1)

(2) Control of PWM output

The PWM0 and PWM1 outputs are 12-bit resolution pulse outputs whose one cycle is TM = 212 /(fc/3) [s]. The carrier frequency can be selected from T_S = T_M/16 [s] (20.83 kHz when operating at 16 MHz) or T_S = T_M/32 [s] (41.67 kHz when operating at 16 MHz) by the PWMCR <PWM01M>. The data register used to set the pulse width are PWM0L, PWM0H and PWM1L, PWM1H.

The order of writing to the data registers is the Lower data register (PWM0L, PWM1L) and the Higher data register (PWM0H, PWM1H). After writing to the higher data register, the data is transferred to the Data Latch immediately before the next TM cycle. Supposing that the higher data in the data latch is 'n' and the lower data is 'm', then the pulse width is $n \times t_0$ ($t_0 = 1/(fc/3)$) [s], and additional pulse (t0 [s]) is added to 'm' spaces in the carrier pulse that is outputted during one T_M cycle. Therefore, the carrier pulse width included with an additional pulse becomes (n + 1) t₀ [s].

PWM0 and PWM1 are triggered to start outputting by setting the TRUN < PWM0RUN and PWM1RUN> to "1". Phase difference with PWM0 and PWM1 is half cycle (180°).






Figure 3.11.2 shows a timing chart of the 12-bit pulse width modulation outputs.





If all bits in the data registers are written "1", the PWM0/PWM1 output negative pulse which width is to [s] every TM cycle.

MCU90-451

9097249 0043718 344

R/W

R/W

	ner bate	Regist	er								
VMOL	7	6	5	4	3	2	1	0			
FD5H)	PWM 007	PWM 0D6	PWM 0D5	PWM 0D4	PWM 0D3	PWM 0D2	PWM 0D1	PWM 0D0	(Initial value	**** ****)	Write only
VM 0 Hig	gher Dat	a Regist	ter								
vмон	7	6	5	4	3	2	1	0			
FD6H)					0D11	PWM 0D10	PWM 0D9	PWM 0D8	(Initial value	**** ****)	Write only
VM 1 Lo	wer Data	Regist	er							•	
VM1L	7	6	5	4	3	2	1	0			
FD7H)	PWM 1D7	PWM 1D6	PWM 1D5	PWM 1D4	PWM 1D3	PWM 1D2	PWM 101	PWM 1D0	(Initial value	**** ****)	Write only
NM 1 Hig	gher Dat	a Regist	ter								
VM1H	7	6	5	4	3	2	<u>,</u> †	0			
FD8H)					PWM 1D11	PWM 1D10	PWM 1D9	PWM 1D8	(Initial value	**** ****)	Write only
mer Star	t Contro	Regist	er								
UN	7	6	5	4	3	2	1	. 0			
FD4H)	PWM3 RUN	T3RUN	PWM1 RUN	PWM0 RUN	PWM2 RUN	T2RUN	T1RUN	TORUN	(Initial value	0000 0000)	
	PWM1F		PWM1 St	art / Ste				0	: Stop		
•					····			1 :	: Start		
	PWMOF		PWM0 SI	tart/Ste	ac				: Stop		
								1 1	: Start	·····	
VM Con	trol Regi	ter									
WMCR	7	6	5	4	3	2	1	0			
793H)		9WM 01M	CFRT RGS	SYNCPO	PWMSEL	PWMPO2	PWMPO1	PWM PO0	(Initial value	*000 0000)	
	PWM01		- PWM0,1	Corrior	Selectio	n		0	: Ts = 20.83 k⊢	lz (at fc = 16 [I	MHz])
	PVVIVIU			canter	Jelectio			1 :	: Ts = 41.67 kH	z (at fc = 16 [l	VHz])
	PWMPC	51	PWM1 O	utnut n	olaritys	election		0	: Positive	,	
				arbarb				1	: Inverted		
	PWMPC		PWM0 O	utout o	olaritys	election			: Positive		
								1	: Inverted		
ben-drai	n contro	l registe	er 1								

ì

H)	рум10фума	OC P37OC	P240C	P23OC	P22OC	P210C	P20OC	(Initial value 0000 0000)				
	-	D14/0.44					0	: Push-pull'output				
	PWM10C	PWM1 o	open-ora	in contr	OI .		1	Open-drain output	R/W			
	-	D.4/9.40					0	Push-pull output				
	PWM0OC	PWM0 c	open-ora	in contr	01		1					

MCU90-452

9097249 0043719 280 🎟

(4) PWM output ports

The PWM0 output is driven from the PWM0 pin and the PWM1 output is driven from the PWM1 pin. Figure 3.11.3 shows the configuration of the PWM0 and PWM1 output ports.





Figure 3.11.3 PWM0 and PWM1 output ports

The PWM0 and PWM1 pins are used exclusively for 12-bit pulse width modulated outputs. Their output buffers are enabled by setting the timer start control register (TRUN) <PWM0RUN> and <PWM1RUN> to "1" respectively, Furthermore, their outputs can be switched between push-pull output or N-channel open-drain output by using the open-drain control register 1 (ODMCR1) <PWM0OC> and <PWM1OC>.

In addition, the polarity of the PWM output can be inverted by setting the PWM control register (PWMCR) < PWMPO0> and < PWMPO1> to "1".





3.11.2 8-bit Pulse Width Modulation (PWM2)

PWM2 is controlled by the data register (PWM2DR) and timer start control register (TRUN). The PWM2 output is driven from the P74 (PWM3) pin. The P74 pin is shared between PWM2 and PWM3 output. (Refer to Section 3.21.8 P7 Port.)

(1) Configuration

Figure 3.11.4 shows the configuration of the 8-bit PWM.





(2) Control of PWM output

The PWM2 output is an 8-bit resolution pulse output whose one cycle is TM = 28/(fc/3)) [s]. Supposing that the value set in the PWM2 data register (PWM2DR) is 'n', the pulse whose width is $n \times t_0$ ($t_0 = 1/(fc/3)$) [s] in the TM cycle is outputted. The 12-bit counter is shared between PWM2 and PWM0/PWM1. When all of the lower 8 bits become "1", the value written to the data register is transferred to the data latch.

PWM2 is triggred to start outputting by setting the TRUN < PWM2RUN> to "1".

Figure 3.11.5 shows a timing chart of the 8-bit pulse width modulation output.




Figure 3.11.5 Timing chart of 8-bit pulse width modulation output

If all bits in the data registers are written "1", the PWM2 outputs negative pulse which width is 10 [s] every 16 TM cycles.

MCU90-454

9097249 0043721 939 |

TMP90CR74A

R/W

R/W

R/W

TOSHIBA

(3) Control register

PWM 2 Da	ta Regis	ter										
PWM2DR (FFD9H)	7 PWM 2D7	6 PWM 2D6	5 PWM 2D5	4 PWM 2D4	3 PWM 2D3	2 PWM 2D2	1 PWM 2D1	0 PWM 2D0	(Initial value	**** ****)	Write only	
Timer Star	t Contro	l Regis	ter									
TRUN (FFD4H)	7 PWM3 RUN	б T3RUN	5 PWM1 RUN	4 PWM0 RUN	3 PWM2 RUN	2 T2RUN	1 T1RUN	0 Torun	(Initial value)	0000 0000)		
	PWM2	RUN	PWM2	Start / Ste	ор			0	Stop Start			
PWM cont PWMCR	rol regis 7	ster 6	5	4	3	2	1	0				
(F793H)	.	PWM 01M	CFRT RGS	T		· · · · · · · · · · · · · · · · · · ·	PWMPO1		(Initial value	*000 0000)		
	PWMS	EL	Switch b outputs	etween	PWM2	and PWI	M3	0	· · · · · · · · · · · · · · · · · · ·			
	PWMP	02	Switch of polarity	over PWN	M2/PWN	13 outpu	Jt	0				
Open-drai	n contro	ol regis	ter 2									
ODMCR2	7	6	5	4	<u>,</u> 3	2	1	0				
(F78AH)				P74OC	P56OC	P55OC	P53OC	P52OC	(Initial value	***0 0000)		
	P7400		P74 ope	n-drain (control			0	: Push-pull outp : Open-drain ou			

(4) PWM2 output

The PWM2 output is driven from the P74 pin. (Refer to Section 3.21.8 P7 Port.) The P74 pin is shared between PWM2 and PWM3 output. Which is outputted from this pin, PWM2 or PWM3, is selected by using the PWM control register (PWMCR) < PWMSEL>. The polarity of the PWM2 (PWM3) output can be inverted by setting the PWMCR < PWMPO2 > to "1".

Furthermore, the P74 output buffer can be switched between push-pull output and N-channel open-drain output by using the open-drain control register 2 (ODMCR2) < P74OC >.

9097249 0043722 875 🛤

MCU90-455


3.11.3 14-bit Pulse Width Modulation (PWM3)


PWM3 is controlled by the data registers (PWM3L/PWM3H) and timer start control register (TRUN). The PWM3 output is driven from the P74 (PWM2) pin. The P74 pin is shared between PWM2 and PWM3 output.

(Refer to Section 3.21.8 P7 Port.)

(1) Configuration

Figure 3.11.6 shows the configuration of the 14-bit PWM.





MCU90-456

| 9097249 0043723 701 🎟

.

(2) Control of PWM output

The PWM3 output is a 14-bit resolution pulse output whose one cycle is $T_M = 214/(f_c/2)$ [s]. The carrier frequency is $T_S = T_M/64$ [s]. The data register used to set the pulse width is PWM3L and PWM3H.

The order of writing to the data registers is the lower data register (PWM3L) and the higher data register (PWM3H). After writing to the higher data register, the data is transferred to the Data Latch immediately before the next TM cycle. Supposing that the higher data in the data latch is 'n' and the lower data is 'm', then the pulse width is $n \times t_0$ ($t_0 = 1/(fc/2)$) [s], and additional pulse (t0 [s]) is added to 'm' spaces in the carrier pulse that is outputted during one T_M cycle. Therefore, the carrier pulse width included with an additional pulse becomes (n + 1) t_0 [s]. PWM3 is triggered to start outputting by setting the TRUN < PWM3RUN > to "1".

Figure 3.11.7 shows a timing chart of the 14-bit pulse width modulation output.





Figure 3.11.7 Timing chart of 14-bit pulse width modulation output



R/W

(3) Control register

P٧	٧МЗ	Lower	Data	Register
----	-----	-------	------	----------

PWM3L	7	6	5	4	3	2	1	0				
(F78BH)	PWM 3D7	PWM 3D6	PWM 3D5	PWM 3D4	PWM 3D3	PWM 3D2	PWM 3D1	PWM 3D0	(Initial value	**** ****)	Write only	
PWM3 Hig	her Data	Regist	er									
PWM3H	7	6	5	4	3	2	1	0				
(F78CH)	·		PWM 3D13	PWM 3D12	PWM 3D11	PWM 3D10	PWM 3D9	PWM 3D8	(Initial value	**** ****)	Write only	
Timer Star	t Control	Regist	er		•							
TRUN	7	6	5	4	3	2	1	0				
(FFD4H)	PWM3 RUN	T3RUN	PWM1 RUN	PWM0 RUN	PWM2 RUN	T2RUN	TIRUN	TORUN	(Initial value	0000 0000)		
	PWM3		PWM3 S	tort (St	<u></u>			0	: Stop			R/W
	F 4414121		F VV IV13 - 3		op			1	: Start			
PWM cont	rol regist	er										
PWMCR	7	6	5	4	3	2	1	0				
(F793H)		PWM 01M	CFRT RGS	SYN CPO	PWM SEL	PWM PO2	PWM PO1	PWM [®] PO0	(Initial value	*000 0000)		
	PWMSE	-,	Switch b	etween	PWM2	and PWI	VI3	0	: PWM2 is out	putted from P	74 pin.	
	FVVIVISE	5L	outputs.					1 :	: PWM3 is out	putted from F	74 pin.	- RW
	PWMP	~~	Switch o	ver PWI	M2/PWN	//3 outpu	ıt	0	: Positive			10.40
			polarity.					1 :	: Inverted			
Open-drai	n control	registe	er 2									
ODMCR	7	6	5	4	3	2	1	0				
(F78AH)				P740C	P56OC	P550C	P53OC	P52OC	(Initial value	***0 0000)		

(4) PWM3 output

P740C

P74 open-drain control

The PWM3 output is driven from the P74 pin. (Refer to Section 3.21.8 P7 Port.) The P74 pin is shared between PWM2 and PWM3 output. Which is outputted from this pin, PWM2 or PWM3, is selected by using the PWM control register (PWMCR) < PWMSEL>. The polarity of the PWM3 (PWM2) output can be inverted by setting the PWMCR < PWMPO2> to "1".

0 : Push-pull output

1 : Open-drain output

Furthermore, the P74 output buffer can be switched between push-pull output and N-channel opendrain output by using the open-drain control register 2 (ODMCR2) <P74OC>.

MCU90-458 9097249 0043725 584

3.12 VISS / VASS DETECTOR (VIVA)

This circuit is to support the Video Index Search System (VISS) and Video Address Search System (VASS) for VHS VCR. By using this circuit, the duty of control signal (CTL) recorded on video tapes is can be measured and the VISS code can be detected. Further, the address code of VASS can be read out.

3.12.1 Configuration

VISS / VASS detector consists of the CTL duty discrimination circuit, VISS detection circuit, VASS header detection circuit and 16-bit address code register.




Figure 3.12.1 VISS / VASS detector

MCU90-459 ■ 9097249 0043726 410 ■

read only

TOSHIBA

3.12.2 Control Registers

VISS / VASS Control Register 1

VIVACR1	7	6	5	4	3	2	1	0							
(FFF4H)	"0 "	"0"	"0"	" 0"		CTLDTY	VISSFL	VASSFL	(Initial value 0000 **00)						
	CTLDTY		CTL duty	discrimi	nation	circuit o	utput	0:	CTL duty \ge 50 % (In case of <pctlpo> = 0)</pctlpo>						
	CILDIT		monitor	flag				1:	1 : CTL duty \leq 50 % (In case of $\langle PCTLPO \rangle = 0$)						
	VISSFL VISS detect flag		0:-												
	VISSEL		VISSGER	ect nag				1 :	VISS detected or	nly					
	VASSEL		VASSide	tect flag				0:	-	i					
		VASS detect flag							VASS detected						

Note; The bit7 to bit4 of the VISS/VASS Control Register 1 (VIVACR1) must be written "0".

VISS / VASS Control Register 2

VIVACR2		6 5	4	3	2	1	0					
(FFF5H)		KS CDIV	MSK	VI\$\$3	VISS2	VISS1	VISSO	(Initial value 0000 0000)				
	PCTLPO	Polarity discrimi	selectio	n of CTL	duty			Positive discrimination ($<$ CTLDTY> is set "1" when CTL duty \leq 50 %) Negative discrimination ($<$ CTLDTY> is set "1" when CTL duty \geq 50 %)				
	PCTLCKS	CTL dut	y measui	ring cloo	k select	ion	 0 : Selected by <pctlck1, pctlck0=""></pctlck1,> 1 : Automatic clock selection 4-bit data "0H" to "FH" (This 4-bit data is compared with higher 4-bit data of 6-bit counter.) 					
	VISS3 to VISS0		tect com	pare dat	a .							

Capture Input Control Register 2

CAPICR2 (FFF6H)	7	6	5	4	3	2	1	0					
	PCTL CK1	PCTL _CK0	PCPR5	PCPR4	PCPR3	PCPR2	PCPR1	PCPRO	(Initial value	e 0000 0000)			
	PCTLCK	.						00 :	00 : TBC3				
	PUTLER		CTL duty	measur	ing cloc	k selecti	on	01 : TBC5					
	PCTLCK0		(Enable ·	when <	PCTLCK	S> = 0)		10 : TBC7					
	PUILCK								11 : TBC10				

Capture Control Register

CAPCR (FFBEH)

7	6	5	4	3	2	1	0						
CAP2T {CFG}	CAP1T (DFGPG	CAPCL	VISFRS	VASFRS	TPRSO	CFGCL	CAFRS	(Initial value 0000 0000)					
VISERS		Clearing	ofviss	flag			0:	_					
VISENS		cleaning	01 0155	nag			1 :	1 : Clear (One-shot)					
VASERS										~~			
VASERS	2	Clearing of VASS flag						1 : Clear (One-shot)					

VASS Data Register

VASSDR	7	6	5	4	3	2	1	0	_				
(FFF8H)	VASS7	VASS6	VASS5	VASS4	VA\$\$3	VASS2	VA\$S1	VASS0	(Initial value **** ****)				
	7	6	5	4	3	2	1	0					
	VASS15	VASS14	VASS13	VASS12	VASS11	VASS10	VASS9	VASS8	(Initial value **** ****)				
	VASS7 to Lower 8-bit of VASS data							The VASS data can be got by reading of the VASSD					
	VASS0								twice.				
	VASS15 to		Higher 8-bit of VASS data										
	VAS58								First data is lower 8-bit and second is higher 8-bit.				

MCU90-460

9097249 0043727 357 🔳

3.12.3 Control of the CTL duty discrimination circuit

(1) Control of CTL duty discrimination

The CTL signal which is amplified by CTL amplifier is inputted, as a PCTLA signal, to VISS/VASS detector (VIVA) via the Capture input control circuit (CAPIN). The CTL duty discrimination circuit judges by threshold; the threshold has half the time of PCTLA signal term. If duty of the PCTLA signal \geq 50%, the CTL duty discrimination circuit outputs "0". And if its duty \leq 50 %, it outputs "1". This output can be read as <CTLDTY> of the VISS/VASS control register 1 (VIVACR1). And, the polarity of output can be inverted by using <PCTLPO> of the VISS/VASS control register 2 (VIVACR2).

(2) Control of Clock switching

The Clock source, which is to measure CTL signal term, is selected by software or by hardware. If its clock source is selected by software, it is required to set <PCTLCK0> and <PCTLCK1> in Capture Input Control Register 2 (CAPICR2) to connect adequate TBC while <PCTLCKS> in VIVACR2 is "0". On the other hand, TBC is selected automatically while <PCTLCKS> is "1".

The following table indicates the relation between the term of CTL and its clock source.

<pctlck1> <pctlck0></pctlck0></pctlck1>	Clock source for CTL duty discrimination (at fc = 16 MHz)	Term of CTL signal
00	TBC3 (1 μs)	to 512 μs
01	TBC5 (4 µs)	512 µs to 2048 µs
10	TBC7 (16 μs)	2048 µs to 8192 µs
11	TBC10 (128 μs)	8192 µs to

Table 3.12.1 Relation between the CTL signal term and its measuring clock source

3.12.4 Control of VISS detection

VISS detection circuit consists of 6-bit up counter counts PCTLA signal, comparator for detecting VISS index code, and R/S flip-flop (VISS flag).

Since CTL duty discriminating output is "L" active reset input for 6-bit counter, 6-bit counter is held on count operation while CTL duty discriminating output is "H" (in case that <PCTLPO> = "0"). The upper 4bits in 6-bit counter are compared with value of VISS detection circuit which is a 4-bit comparator. The data on the comparator is set by <VISS3> to <VISS0> of VISS/VASS Control Register 2 (VIVACR2). VISS signal is outputted when the upper 4bits in 6-bit counter and the data on <VISS3> to <VISS0> are matched; the matching sets the VISS flag and requests INTVA interrupt. The state of VISS flag can be read out by <VISSFL> of VISS/VASS Control Register 1 (VIVACR1), and the VISS flag can be cleared by using <VISFRS> of the Capture control register (CAPCR). Table 3.12.2 shows relation between the value of <VISS3> to <VISS0> and count value of the PCTLA signal.

In order to detect VISS, set VIVACR2 <PCTLPO> to "0" when tape operates forward and set VIVACR2 <PCTLPO> to "1" when it operates reversely.

MCU90-461 9097249 0043728 293

<٧	/ISS3 > t	o < VISS	0>	The count value for detecting
3	2	1	0	VISS index code
0	0	0	0	don't use
0	0	0	1	4
0	0	1	0	8
0	0	1	1	12
0	1	0	0	16
0	1	0	1	20
0	1	1	0	24
0	1	1	1	28
1	0	0	0	32
1	0	0	1	36
1	0	1	0	40
1	0	1	1	44
1	1	0	0	48
1	1	0	1	52
1	1	1	0	56
1	1	1	1	60

Table 3.12.2	Relation between the value of <viss3> to <viss0> and</viss0></viss3>
	count value of the PCTLA signal

3.12.5 Control of VASS detection circuit

VASS detector consists of the header detection circuit and address code register (16-bit shift register). The header detection circuit detects the CTL duty discriminating output status that begins with "0" (6-bit counter is reset) before 9bits of continuous "1" (the PCTLA signal is counted by 6-bit counter).

16-bit shift register latches 16bits of CTL duty discriminating output as the address code, which follows "0" after 9bits of "1" in header. When the register finishes latching whole data of 16 bits, R/S flip-flop (VASS flag) is set and INTVA interrupt is requested.

Which interrupt request is generated ; it can be checked by reading <VISSFL> and <VASSFL> of the VISS/VASS control register 1 (VIVACR1) in INTVA interrupt processing routine. VASS flag can be reset to "0" by using <VASFRS> of the Capture control register (CAPCR).

VASS address code generates INTVA interrupt 4 times by one set because address code has 4 headers. But the 4th code data becomes dummy. And, when the INTVA interrupt is generated, it is required to read address code before the next address code is started to latch. The 16-bit address code can be got by reading VASS data register (VASSDR) twice; the first read data is lower 8-bit (<VASS7> to <VASS0>) of the address code and the second read data is higher 8-bit (<VASS15> to <VASS8>). In addition, if data is written to VASSDR (dummy write), the VASSDR gets ready for reading lower 8-bit.


In order to detect VASS, set VIVACR2 <PCTLPO> to "0" when the tape operates forward and set VIVACR2<PCTLPO> to "1" when the tape operates reversely. Notice that the LSB and MSB of address code are reversed each other in case the tape operates reversely.

MCU90-462 9097249 0043729 12T

3.13 Head Amp / Color Rotary Control Circuit

The TMP90CR74A contains the output circuit to control Head Amp / Color Rotary. HA output / CR output can control shifting drum-head amplifier by logical combination, consists of TPG03 (from TPG0), TPG05 (from TPG0), and Head Amp control register (HACR).

3.13.1 Configuration





3.13.2 Control Registers

Head Amp	control	regist	er							
HACR	7	6	5	4	3	2	1	0		
(F794H)	CRMOD	"0"	VTPE34	DFFPO1	DFFPO0	COMPS	CRPO	НАРО	(Reset Value 0000 0000)	
	CRMOE)	Selection	n for P22	/ P23 / F	243 mod	e	0	: I/O port : CR (P22) / HA (P23) / COMPIN (P43)	
	DFFPO1 Polarity shifting for TPG03 input 0 : Positive polarity 1 : Negative polarity									
	DFFPO0 Polarity shifting for TPG0					03 input		0	: Positive polarity : Negative polarity	DON
	COMPS		Enable / disable for COMPIN (P43) input		0		R/W			
	CRPO Polarity shifting for CR output		output		0	: Positive polarity : Negative polarity				
	НАРО		Polarity shifting for HA output					0	: Positive polarity : Negative polarity	

Note) Always writing "0" in bit 6 of Head Amp control register (HACR)

MCU90-463

9097249 0043730 941 🛽

3.13.3 Utilizing Head Amp / Color Rotary

(1) Logic architecture and operation mode

Controlling HA (Head Amp) / CR (Color Rotary) output is executed by TPG03, TPG05 and HACR, as described below.

```
\begin{aligned} \mathsf{HA} &= \langle \mathsf{HAPO} \rangle \oplus [ (\mathsf{CMPIN} \cdot \langle \mathsf{COMPS} \rangle) + (\mathsf{TPG05} \cdot (\mathsf{TPG03} \oplus \langle \mathsf{DFFPO0} \rangle)) ] \\ \mathsf{CR} &= \langle \mathsf{CRPO} \rangle \oplus [ (\mathsf{CMPIN} \cdot \langle \mathsf{COMPS} \rangle) \oplus (\overline{\mathsf{TPG05}} \cdot (\mathsf{TPG03} \oplus \langle \mathsf{DFFPO1} \rangle)) ] \end{aligned}
```

Usually, while device operates as HA shifting or CR output HA output and output are classified to following 3 operation mode.

Mode	<comps></comps>	TPG05	HA output	CR output
mode 1	0	0	<hapo></hapo>	<crpo>⊕ (TPG03 ⊕ <dffpo1>)</dffpo1></crpo>
mode 2	0	1	<hapo>⊕ (TPG03 ⊕ <dffpo0>)</dffpo0></hapo>	<crpo></crpo>
mode 3	1	0	<hapo>⊕ COMPIN</hapo>	<crpo>⊕ COMPIN ⊕ (TPG03 ⊕ < DFFPO1>)</crpo>

Table 3.13.1 HA / CR output operate mode

In these cases, TPG03 is utilized as DFF. The polarity is shifted on <DFFPO0>, <DFFPO1>. TPG05 shift the mode among mode 1 thru 3. <COMPS> controls the input signal CMPIN (P43) input, which is to compare the frequency modulation signal for SP / EP head.

(2) Example

The following timing chart indicates the HA, CR output, assuming <HAPO> = <CRPO> is SP and <DFFPO0> = <DFFPO1> = 1, under the circuit described below.

Assuming that CR output is CH1 for high level and CH2 for low level.





Figure 3.13.2 Example for the interface with Rec / Pre amplifier



mode	SP mode (<hapo> = <crpo> = 0)</crpo></hapo>	EP mode (<hapo> = <crpo> = 1)</crpo></hapo>
	REC/PB	REC / PB / CUE / REV
	TPG03 SP1 SP2 SP1 SP2	TPG03 EP2 EP1 EP2 EP1
mode 1	TPG05	TPG05
	HA SP	НА ЕР
	CR CH1 CH2 CH1 CH2	CR CH2 CH1 CH2 CH1
	STILL	STILL
	TPG03 EP2 SP2 EP2 SP2	TPG03 SP1 EP1 SP1 EP1
mode 2	TPG05	TPG05
	HA EP SP EP SP	HA SP EP SP EP
	CR CH2	CR CH1
	CUE / REV	
	TPG03 SP2/EP1	SP1/EP2
mode 3	TPG05	
	COMPIN SPEP SPEP SPE	P SP EP SP EP SP EP SP
	HA SP1EP2 EP1 SP2 EP1 SP2 E	P1 SP2 SP1 EP2 SP1 EP2 SP1 EP2 EP1 SP2
	СК СН1сн2сн1 СН2 СН1 СН2 СН	н снасни сна Сни сна сни снасни сна


Figure 3.13.3 HA / CR output sequence

The basic operation, such as REC / PB, STILL, CUE / REV, can be executed by mode setting, as described above. The SLOW operation can be set by cycling between mode 1 and mode 2 (shifted on TPG05).

3.13.4 VASWP output control

The output TPG03 of TPG0 can be used for drum-head shifting signal (DFF) ; it can be obtained from VASWP terminal.

The following diagram shows the circuit for VASWP.



TMP90CR74A




Figure 3.13.4 Circuit for VASWP output

① Control register

VASWP output can be controlled by P4 mode register (P4MR).

P4 mode register

TOSHIBA


P4MR	7	6	5	4	3	2	1	0		
(F785H)	AFFMIX	SCLK1E	RXD1E	SWPE	BLKE	TXD1E	RGBE	DOTXE	(Reset Value 0000 0000)	
		7	Control					0	: Mix DFF with AFF	
	AFFMIX Control AFF signal mix							1	: Output only DFF	R/W
	CVA/DE							0	: Disable	
	SWPE		VASWP output enable					1	: Enable	

② Utilizing VASWP output

Use DFF for TPG03 and AFF for TPG01.

P4 mode register (P4MR) < AFFMIX > can select the output: DFF only or mixed DFF with AFF: If AFF is mixed, the VASWP becomes 3-rate output. The VASWP output can be controlled whether to enable or to disable.

The following diagram indicates the timing chart for VASWP output.






MCU90-466

3.14 SYNC SIGNAL SEPARATOR (CSYNC)

The Sync Signal Separator separates the Vertical Synchronizing Signal (V.SYNC) and Horizontal Synchronizing Signal (H.SYNC) from composite synchronizing signal (C.SYNC signal).

3.14.1 Configuration

The Sync Signal Separator consists of H/V Separator, Mute Detector and H.Pulse Generator. A configuration of the Sync Signal Separator is shown in Figure 3.14.1.





(1) H/V Separator

The H/V separator separates H.SYNC and V.SYNC signals from the C.SYNC inputted from CSYNC pin. A separated V.SYNC signal is transferred to Capture 0 (CAP0) via the Capture input control circuit (CAPIN). And it is used for reference signal in the servo processing routine. In addition, V.SYNC signal is transferred to On Screen Display circuit (OSD) and it is used for a synchronizing signal in display control circuit.

A separated H.SYNC signal is inputted to the Mute Detector and H.Pulse generator.

MCU90-467 9097249 0043734 597

(2) Mute Detector

The mute detector counts H.SYNC signal separated from C.SYNC signal and judges it a normal C.SYNC signal or mute state (no signal).

The mute detector's output can be read out from $\langle MDET1 \rangle$, $\langle MDET0 \rangle$ and $\langle SYNCDET \rangle$ of the CSYNC control register (CSYNCR).

When normal C.SYNC signal is inputted, \langle SYNCDET \rangle is "1". And when mute state is detected, "0" is read out from \langle SYNCDET \rangle , further, information about mute state can be got from mute detection flags (\langle MDET1 \rangle , \langle MDET0 \rangle).

(3) H.Pulse Generator

The H.Pulse generator generates serrated-pulse (HP signal), synchronizing with H.SYNC signal from C.SYNC, in pseudo-V.SYNC signal.

The HP signal is transferred to the Pseudo-sync signal output circuit (PV/BLK), and it is superimposed to the pseudo-V.SYNC signal as serrated-pulse.

(Refer to 3.15 Pseudo-sync signal output circuit.)

3.14.2 Control Registers

CSYNC Control Register

CSYNCR	76	5 4 3 2	10	
(FFFDH)	AVDP0 AHD	PO MDETI MDETO SYNC HSEN	MASK (Initial value 0010 000*)	
			0 : Mute detect (noisy composite sync signal)	
	MDET1	Mute detection flag	1 : Normal	
			0 : Mute detect (no signal) rea	ad
	MDETO	Mute detection flag	1 : Normal on	nly
	CULICOST	Construction floor	0 : Mute detect	
	SYNCDET	Sync signal detection flag	1 : Normal	
			0 : Non-synchronize HP with C.SYNC	
	HSEN	H.pulse (HP) control	1 : Synchronize HP with C.SYNC	w
			0:-	
	MASK	V.SYNC masking control	1 : Release masking (one-shot)	

PWM control register

PWMCR	7	6	5 4	3	2	1	0				
(F793H)		NM 1M CFR	TRGS SYNCPC	PWMSEL	PWMPO2	PWMPO	1PWMPO0	(Initial value	*000 0000)		_
					0 :	Positive		R/W]		
	SYNCPO Switching polarity of C.SYNC signal			1 :	Invert		10.44				

MCU90-468

9097249 0043735 423 🖿

3.14.3 H/V Separator

The H/V Separator Separates the Vertical Synchronizing Signal (V.SYNC) and Horizontal Synchronizing Signal (H.SYNC) from Composite Synchronizing Signal inputted from CSYNC pin.

The H/V Separator consists of 7-bit up/down counter and pattern detector (compare / match circuit). Configuration of the H/V Separator is shown in Figure 3.14.2.





Figure 3.14.2 H/V Separator

7-bit up/down counter counts TBC1 (22/fc) output from the Time Base Counter. And its direction for counting is controlled by input polarity of CSYNC pin; CSYNCA = "1" is for up count and CSYNCA = "0" is for down count. The input polarity of CSYNC pin (CSYNCA signal) is selected by setting \langle SYNCPO \rangle in PWM control register (PWMCR) and it controls the direction for counting 7-bit counter. In case that CSYNCA is "1", counter stops when counter output becomes all "1". And in case that CSYNCA is "0", counter stops when counter output becomes all "0".

(1) V.SYNC separation

If pattern detector (compare/match circuit) detects "91 (5BH)" (TBC1 term : 250 [ns] at fc = 16 [MHz]. Therefore, threshold rate is 250 [ns] \times 91 = 22.75 [μ s]), it outputs the V.SYNC signal. V.SYNC enables VSD signal (to OSD) and VSYNC signal (to CAPO), and it resets flip-flop for masking. Flip-flop for masking are reset once, the following V.SYNC signals are not accepted until masking is released. Setting flip-flop (to release masking) is executed on <MASK> of CSYNC control register (CSYNCR). Timing chart of V.SYNC separation is show in Figure 3.14.3.






Figure 3.14.3 Timing Chart for V.SYNC separation

(2) H.SYNC separation

If pattern detector detects "7 (7H)" or "12 (CH)" (TBC1 term : 250 [ns] at fc = 16 [MHz]. Therefore, threshold rate is 250 [ns] \times 7 = 1.75 [μ s] or 250 [ns] \times 12 = 3.0 [μ s]), it outputs the H.SYNC signal (1.75 μ s / 3.0 μ s). In case that CSYNCA signal is "0", H.SYNC signal is reset when 7-bit counter becomes all "0". H.SYNC (1.75 μ s) signal and H.SYNC (3.0 μ s) signal, which are separated by H/V Separator, is transferred to the Mute Detector and H.Pulse generator.

3.14.4 Mute Detector

The mute detector detects mute state of C.SYNC signal by counting H.SYNC signal. Configuration of the Mute Detector is shown in Figure 3.14.4.




Figure 3.14.4 Mute Detector

The mute detector consists of 2 types of pattern detector (compare/match) with 8-bit up counter; one is for H.SYNC (1.75 μ s) signal, the other one is for H.SYNC (3.0 μ s) respectively. It performs a detection at every TBC15 / 3 (12.3 [ms] at fc = 16 [MHz]).

мс∪90-470 ■ 9097249 0043737 2ТЬ ■

(1) Mute Detection Flag < MDET1>

The 8-bit up counter counts H.SYNC (1.75 μ s) signal. If count value exceeds 232 during a detection period (12.3 ms), $\langle \overline{\text{MDET1}} \rangle$ will be reset to "0" as there are noise in the C.SYNC signal. $\langle \overline{\text{MDET1}} \rangle$ is set to "1" by reset operation, and it keeps "1" as far as input is normal signal. $\langle \overline{\text{MDET1}} \rangle$ is located on bit 5 in the CSYNC control register (CSYNCR).

(2) Mute Detection Flag < MDET0 >

The 8-bit up counter counts H.SYNC (3.0 μ s) signal. When count value is more than 170 and less than 212 during a detection period, <MDET0> keeps "1" as there is normal C.SYNC signal. But if count value is less than 170 or more than 212, <MDET0> will be reset to "0" as there is uncertain signal. <MDET0> is reset to "0" by reset operation, then it will be set to "1" by inputting normal signal. <MDET0> is located on bit 4 in the CSYNC control register (CSYNCR).

(3) Sync signal Detection Flag < SYNCDET >

Since $\langle SYNCDET \rangle$ is logical-AND between $\langle \overline{MDET1} \rangle$ and $\langle \overline{MDET0} \rangle$, data "1" is read out from $\langle SYNCDET \rangle$ as far as input is normal signal. $\langle SYNCDET \rangle$ is reset to "0" by reset operation, then it will be set to "1" by inputting normal C.SYNC signal. $\langle SYNCDET \rangle$ is located on bit 3 in the CSYNC control register (CSYNCR).

MCU90-471

9097249 0043738 132 📟

3.14.5 H.PULSE Generator

H.SYNC Generator generates serrated pulse in V.SYNC signal. This generated pulse (HP signal) is transferred to Pseudo-sync signal output circuit (PV/BLK), and it can be mixed to pseudo-V.SYNC signal. Configuration of the H.Pulse generator is shown in Figure 3.14.5.




Figure 3.14.5 H.Pulse Generator

H.Pulse Generator generates serrated pulse (HP signal) to mix with pseudo-V.SYNC. The timing to mix pseudo-V.SYNC with HP signal is controlled by TPG02 from the Timing pulse generator 0 (TPG0) (Refer to section 3.15 Pseudo-sync signal output circuit). By setting $\langle HSEN \rangle$ in CSYNC control register (CSYNCR) to "1", HP signal can be synchronized with the H.SYNC (3.0 Is) signal, outputted from H/V Separator, during TPG02 is "L". In case that $\langle HSEN \rangle$ is "0", HP signal is not synchronized with C.SYNC signal input. Wave form of the HP signal output is shown in Figure 3.14.6.




Figure 3.14.6 Wave form of HP signal output


3.15 Pseudo-sync Signal Output Circuit (PV/BLK)


The TMP90CR74 has a function to output a pseudo-sync signal (PV) in place of the playback sync signal during special effect reproduction. The PV output is controlled by the timing pulse generator 0 (TPG0)'s TPG02 and TPG04 outputs and the PV control register (PVCR).

3.15.1 Circuit Configuration

The pseudo-sync signal output circuit consists of a sync signal mixing circuit, a blanking signal mixing circuit, and a 4-level output circuit. The sync signal mixing circuit is used to superimpose the serrated pulse (HP) that is generated by the H pulse generator of the sync signal separation circuit (CSYNC) on a pseudo-V.SYNC signal. The blanking signal mixing circuit is used to synthesize the sync signal mixing circuit output and on-screen display output blanking signal (BLK).

Figure 3.15.1 shows a configuration of the pseudo-sync signal output circuit.





3.15.2 Control Register

PV control register

PVCR

7 5 6 4 3 2 1 0 (F799H) XOON 5/N "0" BLKMIX HPMIX PVSEL2 PVSEL1 PVSEL0 (Initial value 0000 0000)

······		0 : Mixed	
BLKMIX	Mix BLK signal (from OSD).	1 : Not mixed	
нрміх	Mix HP signal (from CSYNC).	0 : Mixed 1 : Not mixed	R/W
PVSEL2 to PVSEL0	Select PV/BLK output format.	Output format is selected with 0(H) to 7(H).	

Always write "0" to bit 5 in PV control register (PVCR)

MCU90-473

9097249 0043740 890 |

3.15.3 Control of Pseudo-sync Signal Output

Output of the pseudo-sync signal (PV) is controlled by TPG02 and TPG04 outputs of the timing pulse generator 0 (TPG0) and the PV control register (PVCR).

The vertical sync signal (V.SYNC) is patterned by the TPG0 which is output from TPG04. The TPG02 output is used to set a period at which time the serration (serrated pulse) of V.SYNC is inserted. The serration (HP signal) is generated by the H pulse generator of the sync signal separation circuit (CSYNC). The HP signal is inserted into V.SYNC by setting the PVCR register PHMIX bit to 1.

The pseudo-sync signal has six output formats which can be selected by the PVCR register's PVSEL2-0 bits. Figure 3.15.2 shows the output formats of the pseudo-sync signal.

3.15.4 On-screen Display Output Blanking Signal (BLK)

When using the PV/BLK pin for pseudo-sync signal output, the above six types of output formats are output at three voltage levels. However, with the PVCR register BLKMIX bit cleared to 0, they can be output at four voltage levels by superimposing the blanking signal (BLK) of the on-screen display (OSD) output on the pseudo-sync signal (PV). In this case, the PV and BLK signals must be separated external to the pin. Since the BLK signal also is multiplexed on the P42 (BLK/TxD1) pin, the P42 pin can be used as a general-purpose I/O port (P42) or serial transmit pin (TxD1) by setting the PV/BLK pin for 4-voltage level output. The P42 (BLK/TxD1) pin is a normal three-value output.

The BLKMIX bit is reset to 0 by the device's initialize operation.

MCU90-474

🛛 9097249 0043741 727 📖




Fig 3.15.2 Pseudo-Vsync output format

MCU90-475

3.16 ON-SCREEN DISPLAY CIRCUIT (OSD)

TMP90CR74A has On Screen Display (OSD) circuit for displaying characters and symbols on TV screen on chip. The character and symbol font is in Character Font ROM, put characters or symbols in display RAM for display message on TV screen. This function can be used to display VCR recording menu and message.

3.16.1 OSD Functional Outline

TMP90CR74A OSD functional outline are shown in Table 3.16.1.

Broadcasting	System		NTSC · PAL · M-PAL · N-PAL · 60PAL · 4.43NTSC		
Screen	Horizontal		24 characters		
Configuration	Vertical		10 lines (line space 0, 1, 2, 4 dot selectable)		
	Number of Ch	aracter	Max. 240 characters		
	Font	Horizontal	12 dots		
		Vertical	18 dots		
Character	Kind of chara	cter	Max. 256 (4-type blank code included)		
	Size	Unit	Size for 1st line and other lines (2nd to 10th) can be set independently		
		Туре	16 (Horizontal x1, x2, x3, x4, Vertical x1, x2, x3, x4)		
	Display Style	Unit	Style for 1st, Mth thru Nth (set by command) and other lines can be set independently		
		Туре	Fringing (4 channels), Non-Fringing (3 channels) : black fringing only		
Fringing		Horizontal	1TC (1 dot)		
		Vertical	1HD (1 dot)		
Smoothing			Smoothing available in x2 or x4 mode of character size		
Display Startin	ng position	Horizontal	16 position (unit : 4TC)		
		Vertical	16 position (unit : 4HD)		
Blinking		Unit -	each character		
		Туре	6 (Blinking frequencies : 2) × (duty : 3)		
	Style		Normal, Reverse, Flip		
Color		Unit	Screen (Color for character, character background and background can be set independently)		
		Туре	Hue (Tint) : 8, Value (Luminance) : 5, non-coloring		

TC: Dot clock, HD: Horizontal Sync signal

Table 3.16.1 OSD function

3.16.2 Configuration


On Screen Display (OSD) cirucuit has three main control registers (OSDCR, OSDADR, OSDDBR), eight display mode control registers (OSDMR0 to 7), display control RAM, character ROM, character generator, clock generator, Sync. generator, video encoder, video signal output amps.

OSD circuit composition are shown in Fig 3.16.1.









TMP90CR74A

TOSHIBA

3.16.3 Memory Configuration

On screen display (OSD) circuit uses following four (4) kinds of memories,

- Three (3) Main Control Registers : OSD Control Register (OSDCR), Display RAM Address Register (OSDADR) display, Data Buffer Register (OSDDBR)
- 2 OSD Mode Register (OSDMR0) to (OSDMR7)
- 3 Display RAM (240 × 10-bit)
- 4 Character ROM for Character Font (18 x 12 x 256-bit)
- (1) Main Control Registers

Main Control Registers are OSDCR (address FFCEH), OSDADR (address FFCFH) and OSDDBR (address FFD0H).

The main control registers can be accessed by CPU directly. Although data can not be set to Display RAM and OSD Mode Registers (OSDMRn) directly, data can be set through main control register (OSDADR, OSDDBR) by CPU indirectly. Data written in Display RAM and OSDMRn can not be read out.

OSD Control Register

OSDCR

7	6	5	4	3	2	1	0						
CMD1	CMD0	TCEN	DISPON	EXT/INT	4/3	50/60	P/N	(Reset Value 0000 0000)					
CMD1				y style se	lection			I display style is related with <mod> bit in</mod>					
CMD0		(Blinking mode)					OSDMR4 register. *						
TCEN		Dot cloc	k (TC) er	nable			0	: Disable : Enable					
DISPO	V	Display enable					0	: Disable : Enable R/W					
EXT/IN	Ŧ	Display	synchror	nization			0	: Internal mode (full page mode) : External mode (Superimpose mode)					
4/3		full-pag	e mode	r sub-car	•	•		: 3.58 MHz : 4.43 MHz					
50/ 60		Selectio full-pag		nc freque	ency (fv	/) for	0	: 60 Hz : 50 Hz					
P/N		PAL/NT	sc		·		I Y	: NTSC : PAL					

* See chapter 3.16.10 that indicates "Blinking"

Display RAM Address Setup Register

OSDADR	7	6	5	4	3	2	1	0			
(FFCFH)	OSDA7	OSDA6	O\$DA5	OSDA4	OSDA3	OSDA2	OSDA1	OSDA0	(Reset Value	0000 0000)	
	OSDA7 to OSE		Address	data for	Display	RAM (0	0H to Ef	H) or OS	D (F0H to F7H)	mode register	R/W

Display RAM Data Buffer Register

OSDDBR

7	6	5	4	3	2	1	0

(FFD0H)	OSDD7	OSDD6	OSDD5	OSDD4	OSDD3	OSDD2	OSDD1	OSDDO	(Reset Value	0000 0000)	
	OSDD7 to OSD	00	Data buf	fer for D	Display F	AM or ()SD mo	de registe	er		 R/W



MCU90-478

(2) OSD MODE Registers

OSD Mode Control Registers are eight (8) bytes registers which can be accessed indirectly through Main Control Registers OSDADR and OSDDBR. These eight (8) registers (OSDMR0) to (OSDMR7) are located at indirect address 0F0H to 0F7H.

OSD Mode Register 0

OSDMR0 7

7 6 5 4 3 2 1

(00F0H) POSV3 POSV2 POSV1 POSV0 POSH3 POSH2 POSH1 POSH0 (Reset Value 0000 0000)

POSV3 to POSV0	Vertical start position	Select 16 starting position (x 4HD)	write
POSH3 to POSH0	Horizontal start position	Select 16 starting position (x 4TC)	only

0

OSD Mode Register 1

OSDMR1	7	6	5	4	3	2	1	0		
(00F1H)	FSV1	FSV0	FSH1	FSHO	CSV1	CSV0	CSH1	CSH0	(Reset Value 0000 0000)	
	FSV1 FSV0		Chanad		f 1 ad 12 a a			Vertica	al size (x 1, 2, 3, 4)	
	FSH1 FSH0		Characte	er size o	ristine			Horizo	write	
	CSV1 CSV0		Characte		fordta	10th lin	-	Vertica	only	
	CSH1 CSH0		Characte	er size o	5 2110 10	Tota in	e	Horizo	ontal size (x 1, 2, 3, 4)	

OSD Mode Register 2

OSDMR2 (00F2H)

7	6	5	4	3	2	1	0		
MSL3	MSL2	MSL1	MSLO	NSL3	N\$L2	N\$L1	NSL0	(Reset Value 0000 0000)	
MSL3 to MSI		Mth line	1				$M = \sum_{n=0}^{3}$	2°•MSLn + 1 (th Line)	write
NSL3 to NSL	.0	Nth line					N = 22 n = 0	^{en-} NSLn + 1 (th Line)	only

OSD Mode Register 3

OSDMR3	7	6	5	4	3	2	1	0						
(00F3H)	SPACE1	SPACE0	GLD1	GLD0	_NLD1	NLD0	FLD1	FLD0	(Reset Value	0000 0000)				
	SPACE1 SPACE0		Line spa	ce				00 01	0HD 1HD	10 : 2HD 11 : 4HD				
	GLD0		Fringing (Except					0	Fringing off Fringing on					
	GLD1		Characte (Except				alline	0		ackground off ackground on				
	NLD0		Fringing	for Mth	to Nth	line		0			wr or			
	NLD1 FLD0		Characte line	er backg	round f	or Mth t	o Nth	0		Ciny				
			Fringing for 1st line						Fringing off Fringing on					
	FLD1		Characte	er backg	round f	or 1st lir	e	0	: Character ba : Character ba	ackground off ackground on				

MCU90-479

9097249 0043746209 🛲

OSD Mod	e Regi	ster 4
---------	--------	--------

OSDMR (00F4H)

7	6	5	4	3	2	1	0							
CB/CF	FCPH2	FDPH2	FEPH2	MOD	BLINK2	BLINK1	BLINK0	(Reset Value	0000 0000)					
CB/CF		Area sele		or color	changin	g by		: Character fo						
		Blank co	de				1	1 : Character background						
		Characte		-		-		1		1				
FCPH2		after dis (FCH)	play pos	ition of	BIANK CO	bae	PH2 OT	nue setting chi	anged by Blank code (FCH)					
		Characte		-		-				7				
FDPH2	PH2 after display position of Blank co (FDH)						PH2 of hue setting changed by Blank code (FDH)							
		·			····					4				
		Characte		-		-				write				
FEPH2	PH2 after display position of Blank code (FEH)						PH2 of hue setting changed by Blank code (FEH)							
MOD		Blinking mode						Displaying style is determined with <cmd1, 0=""> bit in</cmd1,>						
VIOU	۰ ۱	ынкіну	moue				OSDCR register.							
BLINK2		Rlinking	time				0	: 25/fv [s]		1				
		Blinking time						1 : 2 ⁶ /fv [s] (fv : Frequency of V-sync)						
BLINK1							00	: Blinking off]				
		Blinking duty					01 : 1/4 duty							
BLINKO							10 : 2/4 duty							
							11	: 3/4 duty						

OSD Mode Register 5

OSDMR5	7 (5 5	4	3	2	1	0					
(00F5H)	BGOFF BGI	H2 BGPH1	BGPHO	CBOFF	CBPH2	CBPH1	СВРНО	(Reset Value 0000 0000)				
	BGOFF	Colorin	g of back	raround	ccroop		0	: ON				
	BOOFF	Colorin	g of back	grounu	screen		1 : OFF					
	BGPH2 to	Hue of	oackgrou	ind scree	en		8 kinds	s of color (hue) at every 45 deg. against color-				
	BGPH0	inde on	Juckyrot				burst (0 to 7H)					
	CBOFF	Coloring of character background					0 : ON					
	CDOIL	Coronni	y or criai		ckgi oui		1 : OFF					
	CBPH2 to	Hunof	haracte	rbockar	ound		8 kinds	s of color (hue) at every 45 deg. against color-				
	СВРНО		.nai actei	Dackyr	oana		burst (0 to 7H)				

OSD Mode Register 6

OSDMR6 (00F6H)

7	6	5	4	3	2	1	0			
"0"	YL2	YL1	YLO	CFOFF	CFPH2	С۶РН1	CFPHO	(Reset Value	0000 0000)	
YL2 to YL0		Lumina	n ce (Y)	evel		·	Selecti	ng from 5 to 10	0 IRE	
CFOFF		Coloring	g of cha	racter fo	nt		0	write only		
CFPH2 CFPH0	to	Hue of a	haracte	r				s of color (Hue) 0 to 7H)	at every 45 deg. against color-	

Note) Write "0" in bit 7 of OSDMR6

MCU90-480

R/W

OSD Mode Register 7

OSDMR7 (00F7H)

76	5	4	3	2	1	0	
SPON SMO OTH		NONINT	RATI OHV	PVEN	ADVEN	AHDEN	(Reset Value 0000 0000)
SPON		ection of n Mth an ound)	•		•	0	: Background of screen (Note 1) : Character background
smooth	Smooth	ing				0	: Disable : Enable
EQON	Equalizi	ng pulse	in non-	interlac	e mode		OFF ON
NONINT	Interlac	Interlace/Non-interlace display					: Interlace : Non-interlace (Note 2) write
RATIOHV		frquency Ill page n		etween	VD and		equency ratio between HD and VD results from $1 < 50 / \overline{60} >$, <nonint> and <ratiohv>.</ratiohv></nonint>
PVEN	VD inpu	it switchi	ng			0	: External VDIN or VSD from Csync : TPG04
ADVEN	Externa	I VDIN				0	: Disable : Enable
AHDEN	Externa	I HDIN (P	44)			0	

(Note 1) Line space between Mth and Nth line set by OSDMR2 is fixed to character background, no matter what the <SPON> is.

(Note 2) Although the OSD doesn't care an even/odd field, the non-interlace display doesn't have vertical jitter in full-page mode.

0

PV / PH Control Register

7

6

5

4

PVCR (F799H)

XOON	S/N	"0" BLKMIX PHMIX PVSEL2 PVSEL1	PVSEL0 (Reset Value 0000 0000)	
XOON		Enable 4fsc (XI / XO) oscillation and input of VDIN	0 : Disable 1 : Enable	
\$/N		Y/C separate output (SC and SY)	0 : Disable 1 : Enable	R/W

P4 port Mode Register

7

P4MR

6	5	4	3	2	1	0

3

2

1

(F785H)

AFFMIX SCLK	IE RXD1E SWPE BL	KE TXD1E	RG8E	DOTXE	(Reset Value	0000 0000)					
RGBE	R/G/B Output Enable	-		0	: Disable						
NODE		6		1 : Enable							
DOTXE	DOTXI, DOTXO Osci	llation Each		0	: Disable		R/W				
DOINE	DUTAI, DUTAU User	liation Enab	e	1 1	: Enable]				

CSYNC Control Register

CSYNCR	7	6	5	4	3	2	1	0			
(FFFDH)	AVDPO	AHDPO	MDET1	MDETO	SYNC DET	H\$EN	MASK		(Reset Value	0010 0000)	
	AVDPC	<u> </u>	External	VDIN In	nut Por	arity Sw	itch	0 :	Positive		
			External				icen	1 :	inverted		,
	AHDPO		External	HDIN (P	44) Inpi	ut Porari	ity	0 :	Positive		1
	ARDPU	, 1	Switch					1 1	Inverted		


MCU90-481

9097249 0043748 081 🎟

(3) Display RAM

Display RAM locates indirect address 000H to 0EFH which is accessed by using OSDADR.

Display RAM (character code register)



The character displaying position on TV screen corresponds to the display RAM address. The RAM data corresponds to a displayed character (Character code: CD7-CD0) on TV screen.

Fig.3.16.2 shows the relation between Display RAM address and Display position on TV screen.

TV Scre	TV Screen Top / Left 24 CHARACTERS												HARA	CTE	RS										
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
	1	00	01	02	03	04	05	06	07	08	09	0A	ÓВ	0C	0D	0E	0F	10	11	12	13	14	15	16	17
	2	18	19	1A	1B	1C	1D	1E	1F	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
	3	30	31	32	33	34	35	36	37	38	39	3A	38	3C	3D	3E	3F	40	41	42	43	44	45	46	47
10 lines	4	48	49	4A	4B	4C	4D	4E	4F	50	51	52	53	54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
10 miles	5	60	61	62	63	64	65	66	67	68	69	6A	6B	6C	6D	6E	6F	70	71	72	73	74	75	76	77
	6	78	79	7A	7B	7C	7D	7E	7F	80	81	82	83	84	85	86	87	88	89	8A	8B	8C	8D	8E	8F
	7	90	91	92	93	94	95	96	97	98	99	9A	9B	9C	9D	9E	9F	A0	A1	A2	A3	A4	A5	A6	A7
	8	A8	A9	AA	AB	AC	AD	AE	AF	B 0	B 1	B2	B3	B4	B5	B6	87	B8	B9	BA	BB	BC	BD	BE	BF
	9	C0	C1	C2	C3	C4	C5	C6	C7	C8	C9	CA	CB	сс	CD	CE	CF	D0	D1	D2	D3	D4	D5	D6	D7
	10	D8	D9	DA	DB	DC	DD	DE	DF	EO	E1	E2	E3	E4	ES	E6	E7	E8	E9	EA	EB	EC	ED	EE	EF

Screen Bottom / Right

Note) The number in each square indicates the address for RAM (hexadecimal notation)

Fig. 3.16.2 Relation between Display RAM address and Display position

MCU90-482

90972490043749 TL8 🖩

The display RAM can be accessed indirectly through OSD RAM address register (OSDADR) and OSD data buffer register (OSDDBR). Write the OSD RAM address in OSDADR and its data in OSDDBR. As the data of OSDADR is incremented automatically when the character data is written in OSDDBR, only the initial address should be written in case that the continuous RAM addresses are accessed.

Data length of OSD display RAM is 10 bit. The lower 8 bits represent a character code (00H to FBH) or blank code (FCH to FEH) and are written the contents of OSDDBR by writing data to OSDDBR. Background of screen (Blank) is displayed when the blank code is written. The upper 2 bits represent a blinking mode (Display style) and are written the contents of OSD control register OSDCR (CMD1, CMD0) when the OSDDBR is accessed. Following is an example of display RAM data setting.

LD (OSDCR), 00110000B	;	<cmd1, 0=""> = 00, <tcen> = 1, <dispon> = 1</dispon></tcen></cmd1,>
LD (OSDADR), 00000000B	;	RAM address = 00H (Initializing Address counter)
LD (OSDDBR), 00000000B	;	Character code = 00H (at RAM address = 00H), Upper 2 bit of RAM = 00
LD (OSDCR), 11110000B	;	<cmd1, 0=""> = 11</cmd1,>
LD (OSDD8R), 00000010B	;	Character code = 02H (at RAM address = 01H),
	;	Upper 2 bit of RAM = 11
LD (OSDCR), 00110000B	;	<cmd1, 0=""> = 00</cmd1,>
LD (OSDDBR), 00000101B	;	Character code = 05H (at RAM address = 02H),
	;	Upper 2 bit of RAM = 00


<Caution about writing data into display RAM>

The display RAM data are read out by OSD at the specific timing synchronized with HD. Therefore, the data writing from CPU must be done at the different timing of data reading. In order to prevent this conflict, data writing interval to display RAM must be longer than TORW (s) shown below.

$T_{ORW} = 8/fc + 5n/f_{TC} [s]$	fc : Main clock frequency (XIN / XOUT)
	fTC : Dot clock frequency
	(Refer to Chapter 3.16.4: Display mode)
	n : Character size for horizontal (n = 1, 2, 3, 4)

Note) Data writing here means a write cycle of Bus Operation. Refer to Chapter 2: TLCS-90 CPU for the Bus operation of each instructions.

Also, the interval from accessing OSDDBR to accessing OSDADR should be longer than TORW (s). But, there are no ristriction for the interval from accessing OSDADR to accessing OSDDBR. (Accessing here means a write or read cycle of Bus operation.)



(4) Character ROM

Character ROM consists of 12dots (6 + 6 = 12 bits) in horizontal and 18dots (9 + 9 = 18 bits) in vertical, totally 216 dots and keeps 256-character font. This ROM is assigned from address 10000H to 13FFFH. Data "1" means display and "0" means non-display.

The bit address, data and character image is shown as the follows (as character code "00H"). Similarly as character code "00H", address 10040H to 10078H is assigned for character code "01H", address 10080H to 100B8H is assigned for character code "02H".




Fig 3.16.3 Character "A" as Code "00H"

- Note 1) If actual font is full size of character font area, unexpected fringe is generated when fringe is enabled. Design character font carefully.
- Note 2) TMP90PR74A, OTP device Character ROM:

Character ROM locates from memory address 10000H to 13FFFH. The PROM writer need to write up to 1Mbit. Since character data have 6bits for single address, upper 2-bit of 8-bit (non-used bits) should be "11" for OTP device.

Note 3) If the TMP90CR74A is used for the set lacking OSD function, set whole area of character ROM to "COH".

MCU90-484

9097249 0043751 676 🖩

3.16.4 Display Mode

(1) Internal Sync mode (Full page mode)

Full page mode is an internally synchronized mode, in which the sync signal (HD and VD) of the OSD is generated from the 4fsc signal in sync generator. It can be used, for example, in displaying a blue background, or in the display screen used in programming a VCR.

Full page mode is selected by resetting $\langle EXT / \overline{INT} \rangle$ bit in OSDCR register to "0".

(2) External sync mode (Super-impose mode)

Super-impose mode is an external sync mode synchronizing an external sync signal (HD and VD) inputted from port. It can be used for superimposing a message or other text on a play-back or broadcast (EE) display. Timing of the superimposition is determined by the BLK signal (P42 (BLK) terminal or PV / BLK terminal). (Switching between the superimposed and the background signal is carried out externally by using this BLK signal.)

Super-impose mode is selected by setting $\langle EXT / \overline{INT} \rangle$ bit in OSDCR register to "1". In this mode, the background display is a play-back display or an EE display.

Note : Since character coloring is not supposed in this mode, it is essential that coloring of back ground, character back ground and characters should be turned off, otherwise the superimposed text will be difficult to read.

The structure of the display on TV screen is shown in Fig 3.16.4.




Fig 3.16.4 TV Screen Display

MCU90-485


9097249 0043752 502 🔳

9097249 0043753 449 **1**

MCU90-486

.





(3) Configuration of OSD Clock Generator


The OSD clock generator consists of clock generators for 4fsc clock and dot clock. Fig.3.16.5 shows a configuration of OSD clock generator.

XI

(4) Configuration of Sync. Generator

The sync. generator generates a Vertical Driving signal (VD), Horizontal Driving signal(HD) and horizontal dot-clock (TC) by using 4fsc clock (4 times frequency of color Sub-Carrier) and Dot-clock (DOTCK) from OSD clock generator.

Fig.3.16.6 shows a configration of Sync. Generator.



MCU90-487

9097249 0043754 385 📖

- (5) Source signal selection for VD and HD
 - ① Source signal for VD

The source signal of VD can be selected from followings by setting the OSD Control Register (OSDCR <EXT/INT >) and OSD Mode Register (OSDMR7 <AVDEN >, <AHDEN >, <PVEN >)

- (a) VDINT: It is a V-sync. signal generated from prescaler of 4 fsc (V-sync. Generator). The VDINT is synchronized with following VSD signal in case of external sync. mode (<EXT/INT> = "1").
- (b) VDIN : It is a V-sync. signal inputted from VDIN terminal.
- (c) VSD : It is a V-sync. signal separated from Composite Synchronizing signal by internal C-sync. separator.
- (d) TPG04: It is an output signal from Timing Pulse Generator 0 (TPG0) used as a Pseudo V-sync. signal (PV) for special play-back.
- ② Source signal for HD

The source signal of HD can be selected from followings by setting the OSDCR <EXT/INT > and OSDMR7<AHDEN>.

(a) HDINT : It is a H-sync. signal generated from prescaler of 4fsc (H-sync. Generator). The HDINT is synchronized with following HDIN or HS in case of external sync. mode $(<EXT/\overline{INT}> = "1")$.

(b) HDIN : It is a H-sync. signal inputted from HDIN (P44) terminal.

(c) HS : It is a H-sync. signal separated from Composite-Sync. signal by internal C-sync. separator.

Table 3.16.2 shows a relationships between source signals of HD/VD and their register settings. (System matrix for HD and VD)

Display Mode	OSDCR <ext int=""></ext>	OSDMR7 <avden></avden>	OSDMR7 <ahden></ahden>	OSDMR7 <pven></pven>	HD	· VD
Internal Sync Mode	0	*	*	*	HDINT	VDINT
		0	0	0	HDINT (HS)	VSD TPG04
		0	1	0	HDIN	VDINT (VSD)
External Sync Mode	1	1	0	0	HDINT (HS)	VDIN TPG04
		1	1	0	HDIN	VDIN TPG04

Table 3.16.2 System matrix for HD and VD

Note: (HS); Synchronized with HS, (VSD); Synchronized with VSD

MCU90-488

| 9097249 004375521J 🔳

(6) Selection of Dot-Clock(TC)

The horizontal dot-clock (TC) can be selected from either the output of dot-clock oscillation circuit (DOTXI/DOTXO) or prescaler output of 4 fsc.

The output of prescaler (4fsc / 2 or 2×4 fsc / 5) can be selected by setting of the OSD Control Register (OSDCR<4/3>) when a dotclock is disable (P4MR<DOTXE> = "0").

A horizontal synchronizing jitter is 4fsc/2 (Hz) when the dot clock is produced from the output of 4fsc prescaler.

(7) Correspondance between a register setting and Video system in internal sync. mode (Full page mode)

The corresponding Video system (PAL / NTSC) can be selected by setting the OSD Control Register (OSDCR $< 4/\overline{3} >$, $< 50/\overline{60} >$, $< P/\overline{N} >$ in the internal sync. mode (Full page mode). The OSD coloring is not suported in external sync. mode (Super-imposed mode).

Table 3.16.3 shows a register setting for corresponding Video system.

<4/3>	Setting for Color sub-carrier frequncy (fsc)	0 : 3.58 MHz 1 : 4.43 MHz
<50/60>	Setting for V-sync. frequency (fv)	0 : 60 Hz 1 : 50 Hz
<p n=""></p>	Setting for Coloring system	0 : NTSC 1 : PAL

Table 3.16.3 Register setting for corresponding Video system

<4/3>	<50/60>	< P / N >	Video system
0	0	0	NTSC
0	1	0	-
1	0	0	4.43 NTSC
1	1	0	-
0	0	1	M - PAL
0	1	1	N - PAL
1	0	1	60 PAL
1	1	1	PAL

(8) Interlace and Non-interlace Display

The frequency ratio between the Vertical Driving signal (VD) and Horizontal Driving signal (HD) genenated in internal sync. (Full-page) mode can be selected in the following way. The HD / VD ratio is determined by setting OSD control register (OSDCR < 50/60 >) and OSD mode register 7 (OSDMR7 < NONINT >, < RATIOHV >).

<50/60>	0	0	0	0	1	1	1	1
<nonint></nonint>	0	0	1	1	0	0	1	1
<ratiohv></ratiohv>	0	1	0	1	0	1	0	1
HD/VD	262.5	<u>2</u> 63.5	263.0	264.0	312.5	313.5	313.0	314.0

Setting OSDMR7<EQON> to "1" adds a serrated pulse and an equalizing pulse during the Vertical blanking interval.

MCU90-489

9097249 0043756 158 🖿

3.16.5 Display Position

(1) Start position in horizontal line

The start position can be selected from 16-positions every 4 dots (Tc) by <POSH3 > - <POSH0> bits in OSDMR0 register.

The actual position can be calculated by following form.

 $Hposi = Tc \times (4 \sum_{n=0}^{3} 2^{n} \cdot POSHn + NH)$

Tc is the period of dot clock.

POSHn is the value in <POSH3> to <POSH0>.

NH is the variable depends on character size in horizontal.

Horizontal Size of Character	NH
x 1 (1TC/1 dot)	43
x 2 (2TC/1 dot)	53
x 3 (3TC/1 dot)	63
x 4 (4TC/1 dot)	73

(2) Start position in vertical line

The start position can be selected from 16-positions every 4 HD by <POSV3> - <POSV0> bits in OSDMR0 register.

The actual position can be calculated by following form.

 $Hposi = TH \times (4 \sum_{n=0}^{3} 2^{n} POSVn + NV)$

TH is the period of horizontal sync signal. POSVn is the value in <POSV3> to <POSV0>. NV is the variable depends on character size in vertical.

Vertical Size of Character	NV
x 1 (1TH/1 dot)	5
x 2 (2TH/1 dot)	6
x 3 (3TH/1 dot)	7
x 4 (4TH/1 dot)	8

MCU90-490

9097249 0043757 094 🗖

3.16.6 Display Size

The size of display characters can be selected 1 to 4 times in both horizontal and vertical, total combination is 16 sizes.

The first line can be set its special size independently from other lines.

(1) 1st line character size

The size of 1st line can be set by <FSV1, FSV0> and <FSH1, FSH0> bits in OSDMR1 register.

<fsv1></fsv1>	<fsv0></fsv0>	Vertical Size	<fsh1></fsh1>	<fsh0></fsh0>	Horizontal Size
0	0	x 1	0	0	x 1
0	1	x 2	0	1	x 2
1	0	x 3	1	0	x 3
1	1	x 4	1	1	x 4

(2) General lines (2nd to 10th lines) character size The size of general line can be set by <CSV1, CSV0> and <CSH1, CSH0> bits in OSDMR1 register.

<csv1></csv1>	<csv0></csv0>	Vertical Size	<csh1></csh1>	<csh0></csh0>	Horizontal Size
0	0	xi	0	0	x 1
0	1	x 2	0	1	x 2
1	0	x 3	1	0	x 3
1	1	x 4	1	1	x 4

MCU90-491

_

-

3.16.7 Display Type

The display type of character is determined by the combination of character background and fringing, total four (4) types are available.

This display type can be set for 1st line and another Mth line to Nth line independently. Four types of character are shown in Fig 3.16.7.




Fig 3.16.7 Display Character Type

 1st line display type setting The display type of 1st line can be set by <FLD1> and <FLD0> bits in OSDMR3 register.

<fld1></fld1>	<fld0></fld0>	Fringing	Character background
0	0	OFF	OFF
0	1	OFF	ON
1	0	ON	OFF
1	1	ON	ON

(2) Mth to Nth lines display type setting The display type of Mth to Nth lines can be set by <NLD1> and <NLD0> bits in OSDMR3 register.

<nld1></nld1>	<nld0></nld0>	Fringing	Character background
0	0	OFF	OFF
0	1	OFF	ON
1	0	ON	OFF
1	1	ON	ON

MCU90-492

9097249 0043759 967 🖿

1

The line number Mth and Nth are set by OSDMR2 register. The actual lines are calculated by following forms.

$$M = \sum_{n=0}^{3} 2^{n} \cdot MSLn + 1$$
$$N = \sum_{n=0}^{3} 2^{n} \cdot NSLn + 1$$
$$n = 0$$

MSLn is the value in <MSL3> to <MSL0> bits in OSDMR2 register. NSLn is the value in <NSL3> to <NSL0> bits in OSDMR2 register.

Caution : The value write into NSLn should be larger than or equal to MSLn ($M \le N$) and both value should not be exceeded ten (10). In case that N is equal to M, only one (1) line is designated; it's Nth (Mth). If M is equal to 1, designation begins on 2nd line and 1st line is set by $\langle FLDn \rangle$.

(3) Other lines display type setting

The display type of other lines can be set by $\langle GLD1 \rangle$ and $\langle GLD0 \rangle$ bits in OSD Mode register3 (OSDMR3).

<gld1></gld1>	<gld0></gld0>	Fringing	Character background
0	0	OFF	OFF
0	1	OFF	ON
1	0	ON	OFF
1	1	ON	ON

MCU90-493

9097249 0043760 689 📟

3.16.8 Line space

Line spacing is a function that sets the space between lines. Four types of spacing can be set using <SPACE1, SPACE0> bits in OSD mode register3 (OSDMR3). This setting controls the spacing of all 10 lines uniformly. (Only the line spacing of special lines can not be set) Settings are as follows,

<space1></space1>	<space0></space0>	
0	0	No space
0	1	1 dot (1 HD)
1	0	2 dots (2 HD)
1	1	4 dots (4 HD)

3.16.9 Smoothing and fringing

(1) Smoothing function

Smoothing is a function that corrects dot resolution when characters are enlarged, rendering the characters easier to read. It can be turned on/off by setting $\langle SMOOTH \rangle$ bit in OSD mode register7 (OSDMR7). This setting is valid when the character enlargement multiple is an even integer for both vertical and horizontal (i.e. V x H = 2 x 2, 2 x 4, 4 x 2 and 4 x 4).

The correction is one (1) dot when the multiple is two (2) and two (2) dots when the multiple is four (4).

(2) Fringing function

The border is an area surrounding a character to which a black level signal has been added, and which is a single dot wide irrespective of the enlargement multiple of the character. When the smoothing is enabled, fringing is executed for area inclusive of dots corrected by smoothing.

Fig 3.16.8 shows the smoothing and Fringing display.





Fig 3.16.8 Smoothing and Fringing Function



3.16.10 Blinking

Three basic blinking modes, Standard, Reverse and Alternating, can be selected by <CMD1, 0> bits in OSD control register (OSDCR) loaded in two most significant bits of 10-bit display RAM data and <MOD> bit in OSD mode register (OSDMR4). Display modes corresponding to the setting of <MOD>, <CMD1> and <CMD0> are as follows,

Display mode	<mod></mod>	<cmd1></cmd1>	<cmd0></cmd0>	Display
Standard characters	*	0	0	$A \leftarrow \rightarrow A$
Standard blinking	*	0	1	←→ A
Reverse character	*	1	0	$A \leftarrow \to A$
Reverse blinking	0	1	1	←→ A
Alternating blinking	1	1	1	$A \leftarrow \rightarrow A$

Table 3.16.4	Blinking display mode
--------------	-----------------------

Set no line-space by setting OSDMR4 <SPACE1, SPACE0> = "00", when Reverse character or Reverse blinking or Alternating blinking is used.

Four blinking duty factors can be selected using $\langle BLINK1 \rangle$ and $\langle BLINK0 \rangle$ in OSD mode register4 (OSDMR4).

<blink1></blink1>	<blink0></blink0>	Duty factor
0	0	Blinking off
0	1	50 % (display off 50 % of time)
1	0	75 % (display off 25 % of time)
1	1	25 % (display off 75 % of time)

Two blinking periods, 1/64 and 1/32 of VD (approx. 1.0 [s] and 0.5 [s]), can be selected using <BLINK2> bit in OSD mode register4 (OSDMR4).



3.16.11 Coloring (Hue (Tint), Value (Luminance))

Selection can be made from eight (8) hues and five (5) level of luminance. Hue selection can be made independently for background, character background and characters. Setting for luminance applies to the entire screen, but when coloring is turned off, luminance can be set in five levels independently for each. Particularly that if coloring is turned off for all three (background, character background and characters), a monochrome video signal without color bursts is outputted.

(1) Coloring for Background

The hue of the background, and whether coloring is on or off for it, is specified by <BGOFF> and <BGPH2 - 0> bits in OSDMR5 register. The setting is follows,

				Color phase angle	e (B-Y reference)
<bgoff></bgoff>	<bgph2></bgph2>	<bgph1></bgph1>	<bgph0></bgph0>	NTSC phase angle	PAL phase angle
0	0	0	0	45°	315°/45°
0	0	0	1	270°	90° / 270°
0	0	1	0	135°	225°/135°
0	0	1	1	180°	180°
0	1	0	0	0°	0°
0	1	0	1	315°	45°/315°
0	1	1	0	90° .	270°/90°
0	1	1	1	225°	135°/225°

<bgoff></bgoff>	<bgph2></bgph2>	<bgph1></bgph1>	<bgph0></bgph0>	• Luminance
1	*	0	0	5 IRE
1	0	0	1	15 IRE
1	1	0	1	35 IRE
1	*	1	0	65 IRE
1	*	1	1	100 IRE

Note) When the background coloring is off (<BGOFF> = "1"), the luminance level of background can be selected by setting <BGPH2 - BGPH0>.

MCU90-496

🔳 9097249 0043763 398 🖬 ·

(2) Coloring for character background

The hue of the character background, and whether coloring is on or off for it, is specified by <CBOFF> and <CBPH2 to 0> bits in OSDMR5 register. The setting is follows,

				Color phase angle	e (B-Y reference)
<cboff></cboff>	<cbph2></cbph2>	<cbph1></cbph1>	<cbph0></cbph0>	NTSC phase angle	PAL phase angle
0	0	0	0	45°	315°/45°
0	0	0	1	270°	90°/270°
0	0	1	0	135°	225°/135°
0	0	1	1	180°	180°
0	1	0	0	0°	0°
0	1	0	1	315°	45°/315°
0	1	1	0	90°	270°/90°
0	1	1	1	225°	135°/225°

<cgoff></cgoff>	<bgph2></bgph2>	<bgph1></bgph1>	<bgph0></bgph0>	Luminance
1	*	0	0	5 IRE
1	0	0	1	15 IRE
1	1	0	1	35 IRE
1	*	1	0	65 IRE
1	*	1	1	100 IRE

(3) Coloring for character

The hue of the characters, and whether coloring is on or off for it, is specified by <CFOFF> and <CFPH2 to 0> bits in OSDMR7 register. The setting is follows,

				Color phase angle (B-Y reference)			
<cfoff></cfoff>	<cfph2></cfph2>	<cfph1></cfph1>	<cfph0></cfph0>	NTSC phase angle	PAL phase angle		
0	0	0	0	45°	315°/45°		
0	0	0	1	270°	90°/270°		
0	0	1	0	135°	225° / 135°		
0	0	1	1	180°	180°		
0	1	0	0	0°	0°		
0	1	0	1	315°	45°/315°		
0	1	1	0	90°	270°/90°		
0	1	1	1	225°	135°/225°		

<bgoff></bgoff>	<bgph2></bgph2>	<bgph1></bgph1>	<bgph0></bgph0>	Luminance
1	*	0	0	5 IRE
1	0	0	1	15 IRE
1	1	0	1	35 IRE
1	*	1	0	65 IRE
1	*	1	1	100 IRE

MCU90-497

🖬 9097249 0043764 224 🛤

(4) Value (Luminance)

The luminance level (Y) of the entire screen is specified by <YL2 to 0> in OSDMR6 register.

<yl2></yl2>	<yl1></yl1>	<yl0></yl0>	Luminance level
0	0	*	5 IRE
0	1	0	15 IRE
0	1	1	35 IRE
1	0	*	65 IRE
1	1	*	100 IRE

(5) Coloring Change by Blank code

Blank code (display RAM data 0FCH to 0FFH) can be used to change the hue of the characters or the character background within a single screen. Setting a blank code from 0FCH to 0FEH changes the hue of the character or the hue of the character background following that blank, and setting a blank code 0FFH returns the hue of it following that blank to the initial value (value in <CFPH2 to 0> or <CBPH2 to 0>).

When a blank code from 0FCH to 0FEH is set, hue PH0 and PH1 are changed to three different combinations with respect to the initial value, and hue PH2 is changed to the value set in <FCPH2>, <FDPH2> and <FEPH2> bits in OSDMR4 register. The ways in which the settings change as a result of blank codes when the initial settings for <CFPH2, CFPH1, CFPH0> are (CF2, CF1, CF0), <CBPH2, CBPH1, CBPH0> are (CB2, CB1, CB0) are as follows,

when $\langle CB / \overline{CF} \rangle = "0"$ (change the hue of character)

	H	e of Charact	ter		
Blank Code	Blank code PH2 PH1 PH0		PH0	· · · · · · · · · · · · · · · · · · ·	
0FCH	FCPH2	CF1	CFO	CF0, CF1 are reversed	
0FDH	FDPH2	CF1	CFO	Only CF0 is reversed	
OFEH	FEPH2	CF1	CF0	Only CF1 is reversed	
OFFH	CF2	CF1	CF0	Return to initial value	

when $\langle CB / \overline{CF} \rangle = "1"$ (change the hue of the character background)

Blank code	Hue of Ba	ckground of	Character		
blank coue	PH2	PH1	PH0		
0FCH	FCPH2	CB1	CB0	CB0, CB1 are reversed	
0FDH	FDPH2	CB1	CB0	Only CB0 is reversed	
OFEH	FEPH2	CB1	CB0	Only CB1 is reversed	
OFFH	CB2	CB1	C80	Return to initial value	

MCU90-498

9097249 0043765 160

3.16.12 SC/SY Output

For supporting S terminal of S-VHS, OSD can output SC (chroma signal) and SY (luminance signal), respectively from P46 and P47 terminals. Setting $\langle S/N \rangle$ bit in PVCR register to "1" will generate output of SC / SY.

Output amplitude of SC is 1Vp-p (typ.) and that of SY (in case of 100% white) is 2Vp-p. Therefore, external level matching is necessary.

3.16.13 R/G/B output

The OSD can output R/G/B signal as a component Video output in addition to the composite Video output. The R/G/B signal is a combination of logic levels corresponding to the hue for the background, character background and character. They are outputted from P45, P46 and P47.

SC / SY output must be disabled during RGB output. By setting <RGBEN> bit in P4MR register to "1", above terminals can be set as RGB output.


MCU90-499


🖬 9097249 0043766 OT7 📰

3.17 SERIAL CHANNELS (SIO0 / SIO1)

The TMP90CR74A has two built-in 8-bit synchronous serial channels. Serial channel 0 (SIO0) is connected to an external circuit via P25 (SCLK0), P26 (TXD0), P27 (RXD0), and serial channel 1 (SIO1) is connected to an external circuit via P57 (SCLK1), P42 (TXD1), P45 (RXD1). To use SIO function, set the mode register P2MR (P4MR for channel 1) to SIO pin function. Serial channel 0 and 1 are identical circuits, configured independently.

3.17.1 Configuration





MCU90-500

9097249 0043767 T33 I

3.17.2 Control Registers

The serial channels are controlled by two (2) control registers SCOCR, SC1CR and two (2) buffer registers SCOBR, SC1BR.

Serial Channel 0 Control Register

SCOCR (FFDFH)

	7	6	5	4	3	2	1	0		
)	FFOSI	SORES	\$0MD1	SOMDO	SIFTO	CLKOSI	SCKOS	SIODE	(Reset Value	1000 0000)
	FFOSI		Serial tra	ansfer m	onitor f	lag		0	: Transfer in p : Stop transfer	-

FFOSI	Serial transfer monitor flag	0 : Transfer in progress	read
	Schult transfer monitor hag	1 : Stop transfer	only
SORES	Serial transfer transfer terminate	0 : -	
501125		1 : Terminate (one-shot)	
S0MD1	1	00 : Transmit mode	
		01 : Receive mode	
SOMDO		10 :	
3010100		11 : Transmit / receive mode	
SIFTO	Serial transfer shift edge select	0 : Leading (Falling) edge	R/W
	benar transfer sint edge select	1 : Trailing (Rising) edge	
CLK0SI	Serial internal clock rate select	0 : TBC4	
		1 : TBC7	
SCK0S	Serial transfer clock select	0 : Internal clock	
		1 : External clock	
SIODE	Serial transfer enable / disable	0 : Disable	
	Sental dansier enable/ disable	1 : Enable	

Serial Channel 0 Buffer Registe

SCOBR	7	6	5	4	3	2	1	0			
(FFDEH)	TRB07	TRB06	TRB05	TRB04	TRB03	TRB02	TRB01	TR800	(Initial Value	**** ****)	(R/W)

3

2

1

4

Serial Channel 1 Control Register

6

5

7

SC1CR (FFE1H)

FF1SI S1RES S1MD1 S1MD0 SIFT1 CLK1SI SCK1S SIO1E (Initial Value 1000 0000) 0 : Transfer in progress read FF1SI Serial transfer monitor flag only 1 : Stop transfer 0:-S1RES Serial transfer terminate 1 : Terminate (one-shot) 00 : Transmit mode S1MD1 01 : Receive mode Serial transfer mode select 10 : -S1MD0 11 : Transmit / receive mode R/W 0 : Leading (Falling) edge SIFT1 Serial transfer shift edge select 1 : Trailing (Rising) edge 0 : TBC4 CLK1SI Serial internal clock rate select 1 : TBC7 0 : Internal clock SCK15 Serial transfer clock select 1 : External clock 0 : Disable SIO1E Serial transfer enable / disable 1 : Enable

0

Serial Channel 1 Buffer Register

	7			4				0			
(FFEOH)	TRB17	TRB16	TR815	TRB14	TRB13	TRB12	TRB11	TRB10	(Initial Value	**** ****)	(R/W)

MCU90-501

9097249 0043768 97T 🛲

3.17.3 Operation

(1) Serial Clock

① Clock Source Selection

The clock of SIO can be selected from either external clock or internal clock by setting <SCK0S> bit in SC0CR register (<SCK1S> bit in SC1CR register for channel 1).

a. Internal clock

The clock rate can be selected from either TBC4 (25/fc) or TBC7 (28/fc) by setting <CLKOSI>

(<CLK1SI> for channel 1). Table 3.17.1 shows the maximum transfer rate using the internal clock. The serial clock automatically stops after the end of one-frame serial operation, and waits for the next serial operation. The serial clock holds high-level are not transferred.

Internal Clock	Maximum Transfer Rate . (at fc = 16 MHz)
TBC 4 (25/fc)	500000 bps
TBC 7 (2 ⁸ /fc)	62500 bps

 Table 3.17.1
 The Maximum Transfer Rate by Internal Clock

b. External clock

.The clock input to the SCLK0 (SCLK1 for channel 1) pin is used as the serial clock. To make certain of the shift operation, set serial clock select register <SCL0S> (<SCL1S> for channel 1) to "1". Using certain shift operation, it is necessary to set more than 8/fc at both high-level and low-level of the serial clock width.




Fig 3.17.2 External Clock Input

MCU90-502

| 9097249 0043769 806 📖

② Shift Edge Selection

The leading or trailing edge shift can be selected by setting <SIFT0> bit in SCOCR register (<SIFT1> bit in SC1CR register for channel 1).


a. Leading edge


The serial data are shifted on the leading edge of the serial clock (falling edge of SCLK0 or SCLK1 pin input/output).

b. Trailing edge

The serial data are shifted on the trailing edge of the serial clock (rising edge of SCLK0 or SCLK1 pin input/output).

In the transmit mode, trailing edge mode can not be operating.





(2) Serial Operation

Three transfer mode such as transmit, receive and simultaneous transmit-receive modes for serial channel 0 and 1 are selected by SC0CR<S0MD1, 0 > (SC1CR < S1MD1, 0 for channel 1). After reset, SC0CR<S0MD1, 0 > and SC1CR<S0MD1, 0 > are cleared to "0", and transmit mode is selected. The following explains the operation in each transfer mode.

① Transmit mode

After setting transmit mode to the control register, the first transmit data is written into buffer registers SCOBR or SC1BR (address FFDEH or FFE0H in memory). (When transmit mode is not set, transmit data can not be written into the buffer registers.) Setting SCOCR <SIOOE > or SC1CR <SIO1E > to "1" starts transmit operation. As the transmit starts, the transmit data area synchronized with the leading edge of the serial clock (falling edge shift), and sequentially output from the TXD pin of the LSB side. At the same time, the transmit data area transferred from the buffer registers to the shift registers. Since the buffer registers are empty, the buffer empty interrupt (INTSIO0 or INTSIO1) is generated to request new data. When the next transmit data is written into the buffer register in the interrupt service program, the interrupt request signal is cleared.

Note: After the serial transfer enable/disable register SCOCR < SCOOE > or SC1CR < SIO1E > are set to "1", undefined data are output from TXD pin till the first falling edge of the serial clock.

	MCU90-503
90972	49 0043770 528 🛲

(Internal clock mode)

In the internal clock mode, When all data are transmitted and no subsequent data is set in the register, the serial clock output stops and a wait begins.

Figure 3.17.4 (a) shows the timing chart of internal clock operation in transmit mode (with wait).

(External clock mode)

In the external clock mode, data must be set in the buffer registers before the next data shift operation begins. Therefore the transfer rate is determined by the maximum delay time from interrupt request generation to writing the transmit data into the buffer register in the interrupt service program.

Figure 3.17.4 (b) shows the timing chart of external clock operation in transmit mode.


To end the transmit operation, set SCOCR<SIO0E> or SC1CR<SIO1E> to "0" instead of writing the next transmit data into the buffer register in the interrupt service program. When<SIO0E> or <SIO1E> are cleared to "0", the transmit operation stops at once by setting SCOCR<SORES> or SCICR<S1RES> to "1", and <SORES> or <S1RES> are automatically cleared to "0".

The end of transmit operation can be confirmed by reading out the serial transfer monitor flag SCOCR < FFOSI > or SC1CR < FF1SI >. (When the transmit operation is finished, the serial transfer monitor flag is set to "1".)


In the external clock mode, the serial transfer enable/disable register SIO0E or SIO1E must be cleared to "0" before starting the next transmit data shift operation. If SIO0E or SIO1E is not cleared to "0" before the shift operation begins, operations stop after transferring the next transmit data (dummy).

MCU90-504

| 9097249 0043771 464 🔳







② Receive Mode

After setting the control register to receive mode, setting SCOCR<SIO0E> or SC1CR<SIO1E> to "1" makes receive possible. The shift data is synchronized with the serial clock and fetched from the RXD pin. When 8-bit data is fetched, it is transferred from the shift register to the buffer register, and buffer-full interrupt INTSIO0 or INTSIO1 is generated to request a read of receive data. The receive data are read from the buffer register in the interrupt service program. The interrupt request signal is cleared when they are read.

(Internal clock mode)

In the internal clock mode, if the previous receive data has not been read from the buffer register after the next data is fetched, the serial clock stops and waits untill the previous data is read.

Figure 3.17.5 (a) shows the timing chart of internal clock operation in receive mode (leading edge shift with wait).

Figure 3.17.6 (a) shows the timing chart of internal clock operation in receive mode (trailing edge shift with wait).

(External clock mode)

In the external clock mode, as the shift operation synchronizes with supplied external clock, it is necessary to read from the buffer register before transferring the next receive data. If the previous data has not read, the receive data will not be transferred to the buffer register, and subsequent receive data will be canceled.

The maximum transfer rate of the external clock operation is determined by the maximum delay time from the generation of interrupt requests to receive data read.

Figure 3.17.5 (b) shows the timing chart of external clock operation in receive mode (leading edge shift).

Figure 3.17.6 (b) shows the timing chart of external clock operation in receive mode (trailing edge shift).

In the receive mode, either leading edge shift or trailing edge shift can be selected. Because data is fetched at the leading edge of the serial clock, the first shift data must already be input to the RXD pin when the initial serial clock pulses are applied at transfer start.


To end the receive operation, set the serial transfer enable/disable register (SCOCR) < SIO0E> or (SC1CR) < SIO1E> to "0". When the serial transfer enable/disable register < SIO0E> or < SIO1E> are cleared to "0", the receive operation ends after 8 bits of receive data are fetched and transferred to the buffer register.


Setting the serial transfer enable/disable register (SCOCR) < SORES > or (SC1CR) < S1RES > are set to "1" stops the serial transfer at once and <SIO0E > or <SIO1E > are cleared to "0".

Note: If the transfer mode is switched, the contents of the buffer registers can not be kept. If necessary to switch the transfer mode, the transfer mode should be switched after clearing the transfer enable/disable register <SIO0E> or <SIO1E> to "0" and reading out the last bit of the receive data.


The end of receive can be confirmed by reading serial transfer monitor flags <FF0SI > or <FF1SI >.


MCU90-506 9097249 0043773 237 **5**














(a) Internal clock operation in receive mode (with trailing edge and wait)



(b) External clock operation in receive mode (with trailing edge)

050889





③ Simultaneous Transmit / Receive Mode

The first transmit data are written into the buffer register SCOBR (SC1BR for channel 1) after the simultaneous transmit-receive mode is set to the control register. Then, setting the serial channel control register SCOCR < SIO0E > or SC1CR < SIO1E > to "1" enables transmitting or receiving data. The transmit data area output from the TXD pin at the leading edge of the serial clock. The receive data area fetched from the RXD pin at the trailing edge of the serial clock.

When the 8-bit receive data are fetched, the data are transferred from the shift register to the buffer register, and the interrupt request (INTSIO0 or INTSIO1) is generated to request receive data read. In the interrupt servise program, the received data are read out from the buffer register and the next transmit data are written into the buffer register.

Note: After the serial transfer enable/disable register SCOCR <sio0e> or SC1CR<sio1e> is set to</sio1e></sio0e>
\sim NOTO \sim NOTO \sim COLOD \sim COL
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
"1", undifined data are output from TXD pin till the first falling edge of the serial clock.
W W W W W W W W W W W W W W W W W W W

#### (Internal clock mode)

In the internal clock mode, a wait begins until the receive data are read and the next transmit data are written into the buffer register.

#### (External clock mode)

In the external clock mode, the receive data must be read and the next transmit data written before the next shift operation, because the shift operation is synchronized with external supplied clock pulses. The maximum transfer rate of the external clock operation is detemined by the maximum delay time from interrupt request generation to receive data read and transmit data write.

Figure 3.17.7 (b) shows the timing chart of external clock operation in simultaneous transmit/receive mode.

Since the buffer registers are used for both transmit and receive data, always ensure that transmit data is written after 8 bits of receive data are fetched.

To end the simultaneous transmit-receive operation, clear the serial transfer register<SIO0E> or <SIO1E> to "0".


When the serial transfer enable/disable register < SIO0E> or < SIO1E> is cleared to "0", the simultaneous transmit-receive operation ends after the 8 bits of receive data are fetched and transferred to the buffer register.

In the simultaneous transmit-receive mode, the serial transfer operation ends just after setting <SORES> or <SIRES> to "1", and the serial transfer enable/disable register <SIOOE> or <SIO1E> is cleared to "0".


The end of simultaneous transmit-receive can be confirmed by reading the serial transfer monitor flags<FF0SI> or <FF1SI> in program.


MCU90-509 9097249 0043776 Т46

An end of the simultaneous transmit/receive operation can be confirmed by reading the serial transfer monitor flag <FF0SI> or <FF1SI> in program.



(a) Internal clock operation in simultaneous transmit/receive mode (with wait)





MCU90-510 9097249 0043777 982

### 3.18 SERIAL BUS INTERFACE (SBI)

TMP90CR74A has one (1) channel serial BUS interface (SBI) on chip, which has two operation modes. One is I²C-BUS and another is 8-bit clock synchronous serial port. The interface terminals for communication are multiplexed and named channel 0 and 1. These sets of terminals can be switched by software. (I²C-BUS is the BUS system proposed by Philips.)

In i²C-Bus mode, the interface terminals can be selected from two (2) channels.

- Channel 0 ; P52 (SDA0), P53 (SCL0)
- Channel 1 ; P55 (SDA1), P56 (SCL1)

In SIO mode, the interface terminals can use only channel 0.

• Channel 0 ; P52 (RXD2), P53 (SCLK2), P54 (TXD2)

The terminals for I2C-BUS are multiplexed with P5 port and these are used as normal port when not to use as I2C-BUS. In order to use these port as I2C-BUS, the output latch of port should be set "1" and output mode when the terminal needs to be used as output or I/O in I2C-BUS mode. For the terminal of RxD2, the I/O mode should be set as input mode.

**I²C-Bus Function** 


- Master / Slave Switching
- Single Master System without BUS arbitration
- High Speed Capability with 8-level FIFO in Master mode
- 9-bit data (8-bit data and 1-bit acknowledge)

**SIO Functions** 

- 8-bit data Transfer Synchronizing with Serial Clock
- Transmission mode / Transmit-receive mode / Receive mode
- 1-byte Transfer

9097249 0043778 819 📟

MCU90-511



TMP90CR74A

### 3.18.1 Control


The following control registers can be used to control and monitor the Serial BUS interface circuit in I²C-BUS mode.

- Serial BUS Interface Control Register 1 (SBICR1)
- Serial BUS Interface Control Register 2 (SBICR2)
- Serial BUS Interface Data Buffer Register (SBIDBR)
- I²C-BUS Address Register (I2CAR)
- Serial BUS Interface Status Register (SBISR) The function of the above registers are different in each operation mode.


## 3.18.2 Data Format in I²C-BUS mode

The followings shows the data format in I²C-BUS mode.

(a) Addressing format : transferring between master and addressed slave




(b) Addressing format (restart) : in case the direction for transferring is changed



(c) Free data format : transferring format for data only; transferring neither involving slave address nor R/W bit

	S data	
Note	S : start condition R/W : direction bit	<ul> <li>Output timing pulse which indicates start transmitting.</li> <li>Indicate the direction for transferring against slave.</li> <li>0: slave receives (master transfers)</li> <li>1: slave transfers (master receives)</li> </ul>
	ACK : acknowledge bit	<ul> <li>Receiver response to transmitting as a confirmation for data receiving</li> <li>0: receiving completed</li> <li>1: not accepting data transferred, or in case master receiver instructs slave transmitter to terminate transferring.</li> </ul>
	P : stop condition	: Output timing pulse which indicates terminate transmitting
	ACK : acknowledge bit	<ul> <li>0: slave receives (master transfers)</li> <li>1: slave transfers (master receives)</li> <li>: Receiver response to transmitting as a confirmation for data receiving</li> <li>0: receiving completed</li> <li>1: not accepting data transferred, or in case master receiver instructs slave transmitter to terminate transferring.</li> </ul>



# 3.18.3 Control in I²C-BUS mode.

The following registers are used to control and monitor the serial BUS interface in I²C-BUS mode.

7	6	5	4	3	2	1	0					
*0*	*0*	"0"	ACK	CHS		SCK		(Reset Value 0000 0000)				
		Aakman					0:	Acknowledge not returned to transmitter.				
	ACK Acknowledge bit select						1 : Acknowledge returned to transmitter.					
cur	CHS Input / Output channel select						0:	Channel 0 (SCL0, SDA0)				
CHS		input / C	νατρατ ο	nannei s	elect		1 :	Channel 1 (SCL1, SDA1)				
							000 :	fc/26 (250 kHz)				
							001 :	fc/2 ⁷ (125 kHz)				
							010 :	fc/28 (62.5 kHz)				
CCV.		Serial clock frequency select					011 :	fc/29 (31.2 kHz)				
SCK		(availab	le in ma	ster moo	ter mode)			fc/2 ¹⁰ (15.6 kHz)				
							101 :	fc/211 (7.8 kHz)				
							110 :	fc/2 ¹² (3.9 kHz)				
							111 :	— at fc = 16 [MHz]				

Serial BUS Interface Data Buffer Register

				-						
SBIDBR	7	6	5	4	3	2	1	0	(0410)	
(FFE3H)									(R/W)	
I ² C-BUS A	ddress Re	egister	·							
12CAR	7	6	5	4	3	2	1	0		
(FFE4H)	SA6	SA5	5A4	\$A3	SAZ	SA1	SA0	ALS	(Reset Value 0000 0000)	
	ALS		Address	s confirm	)				· • ·	rite nly

MCU90-514

7	6	5	4	3	2	1	0				
MST	TRX	88	PIN	SI	вім	*0*	^{″0″} (Reset Value 0001 00**)				
MST		(Write)	Master /	slave se	election		0 : Slave				
		(Read)	Status m	onitori	ng		1 : Master				
TRX		(Write)	Transmi	ssion / R	eceive s	electior	0 : Receiver				
		(Read)	Status m	onitori	ng		1 : Transmitter				
		(Write)					(Write)				
	Start / stop condition control						0 : Stop condition generate				
BB							1 : Start condition generate				
50	(Read)						(Read)				
	I ² C-BUS status monitor					0 : BUS free	RA				
_		1 : BUS busy					1 : BUS busy				
		(Write)					(Write)				
		Interrupt request reset 0 : -									
PIN							1 : Interrupt request reset				
		(Read)					(Read)				
	Interrupt request monitor			Interrupt request monitor			0 : Interrupt request				
							1 : No request				
							00 : Port mode				
SBIM	M Serial BUS Interface						01 : SIO mode	٧			
		operatir	ng mode	selectio	on		10 : I ² C-BUS mode				
							11 : reserved				

Serial BUS Interface Control Register 2

SBICR2 (FFE5H)

Serial BUS Interface Status Register

SBISR (FFE5H)

7	6 5 4 3	3 2	1	0			
		AAS	AD0	LRB	(Reset Value	**** ****)	
AAS	Slave address match	detection r	monitor	0 : 1 : Slave addr match or general call detect			
AD0	General Call detection	General Call detection monitor				ll detect	read
LRB	Last receive bit monitor (Acknowledge monitor)		bit monitor 0 : Last receive bit "0" (Acknowledge)				

MCU90-515

# 🔳 9097249 0043782 24T 🛤

(1) Set the ACK (bit 4 in the SBICR1) to "1" for operation in the acknowledge mode.

In the receive mode during the clock pulse cycle, the SDA pin is set to the low-level in order to generate the acknowledge signal. When the ACK is cleared to "0", the SDA pin released high-level in the acknowledge timing.




Fig 3.18.3 Acknowledge Signal Output Timing

(2) Input / Output channel setting

The channel can be selected by setting <CHS> bit in SBICR1 register.

Channel 1 (pair of SCL1 and SDA1) is selected by setting "1" to  $\langle CHS \rangle$  and Channel 0 (pair of SCL0 and SDA0) is selected by setting "0" to  $\langle CHS \rangle$ .





Fig 3.18.4 Input/Output Channel



### (3) Serial Clock

The SCK (bits 2 to 0 in the SBICR1) is used to select a maximum transfer frequency directed from the SCL pin in the master mode. When rising time of the output clock ( $t_{RC}$ ) is at least 8/fc [s], a high-level time of the output clock ( $t_{HC}$ ) is tSCL.

While the SCL line is fixed to low-level by a slave device, the output clock stops. The first clock ( $t_{HC}$  [s]) after restart is ( $t_{SCL}/2$ )  $\leq t_{HC} \leq t_{SCL}$ .





(4) Slave Address and Address Recognize mode

To use 90CR74A as a slave device, set the slave address <SA6 to 0> and <ALS> to 12CAR register. Set <ALS> "0" to the for the address recognition mode.

(5) Master / Slave Selection

Set the MST (bit 7 in the SBICR2) to "1" for operating the 90CR74A as a master device. The MST is cleared to "0" by the handware after a stop condition on the bus is detected.

(6) Transmitter / Receiver Selection

Set the TRX (bit 6 in the SBICR2) to "1" for operating the 90CR74A as a transmitter. Reset the TRX for operation as a reciver. When 90CR74A receives a slave address setted in I2CAR or a GENERAL CALL from the master device in the addressing format is transferred in the slave mode, the TRX is set to "1" if the direction bit (R/W) sent from the master device is "1", and is cleared to "0" if the bit is "0".

In the master mode, after an acknowledge signal is returned from the slave device, the TRX is set to "0" if a transmitted direction bit is "1", and set to "1" if it is "0".

When an acknowledge signal is not returned, the current condition is maintained.

The TRX is cleared to "0" by the hardware after a stop condition on the I2C bus is detected.

		MCU90-517		 
-	9097249	0043784	015	



A start condition and 8-bit of data (a slave address and a direction bit which are set to a data buffer register) are output on a bus by writing "1" to the MST, TRX, and BB when the BB (bit 5 in the SBICR2) is "0".




Fig 3.18.6 Start Condition and Slave Address Generation

When the BB is "1", a sequence of generating a shop condition is started by writing "1" to the MST, TRX, and PIN, and "0" to the BB. Do not modify the contents of MST, TRX, BB, and PIN until a shop condition is generated on a bus.




Fig 3.18.7 Stop Condition Generation

The BUS condition can be monitored by check  $\langle BB \rangle$  bit in SBISR register. The  $\langle BB \rangle$  bit is set "1" when start condition is detected on SCL and SDA and is set "0" when stop condition is detected on the BUS.

(8) Cancel interrupt service request

When a serial bus interface interrupt request (INTSBI) occurs, the PIN (bit 4 in the SBISR) is cleared to "0". During the time that the PIN is "0", the SCL pin is pulled down to the low level.

The PIN is cleared to "0" when 1-byte of data is transmitted or received. Either writing/reading data to/from the SBIDBR sets the PIN to "1".

The time from the PIN being set to "1" until the SCL pin is released takes tLOW.

In the address recognition mode (ALS = 0), the PIN is cleared to "0" when the received slave address is the same as the value set to the I2CAR or when a GENERAL CALL is received (all 8-bit data are "0" after a start condition). Although the PIN (bit 4 in the SBICR2) can be set to "1" by the program, the PIN is not cleared to "0" when it is written "0".

(9) Serial bus interface operation mode selection

The SBIM (bits 3, 2 in the SBICR2) is used to specify the serial bus interface operation mode. Set the SBIM to "10" when used in the I2C bus mode after confirming that input signal via port is high level. Switch a mode to port after confirming sure that the bus is free.

MCU90-518 9097249 0043785 T59

## (10) Slave address match detection monitor

The AAS (bit 2 in the SBISR) is set to "1" in the slave mode, in the address recognition mode (ALS = 0), or when receiving GENERAL CALL or a slave address with the same value that is set to the I2CAR. When the ALS is "1", the AAS is set to "1" after receiving the first 1-byte of data. The AAS is cleared to "0" by writing/reading data to/from a data buffer register.

## (11) GENERAL CALL detection monitor

The AD0 (bit 1 in the SBISR) is set to "1" in the slave mode, when all 8-bit data received after a start condition are "0". The AD0 is cleared to "0" when a start or stop condition is detected on a bus.

### (12) Last received bit monitor

The SDA line value stored at the rising edge of the SCL line is sent to the LRB (bit 0 in the SBISR). In the acknowledge mode, immediately after an INTSBI interrupt request is generated an acknowledge signal is read by reading contents of the LRB.

## MCU90-519

## 9097249 0043786 995 📟

### 2.18.4 Data Transfer in I2C bus Mode

(1) Set the ACK, CHS and SCK in the SBICR1. Specify "0" to bits 7 to 5.

Set a slave address and the ALS (ALS = 0 when an addressing format) to the I2CAR.

After confirming that input signals via port are high level, for specifying the default setting to slave receiver mode, assign "0" to the MST, TRX, and BB in the SBICR2; "1" to the PIN; "10" to the SBIM; and "0" to bits 0 and 1.

(2) Confirm a bus free status (When BB = 0).

Set the ACK to "1" and specify a slave address and a direction bit to be transmitted to the SBIDBR. When the BB is "0", the start condition are generated and the slave address and the direction bit which are set to the SBIDBR are output on a bus by writing "1" to the MST, TRX, BB, and PIN. A slave device receive these data and pulls down the SDA line of a bus to the low-level at the acknowledge signal timing. An INTSBI interrupt request occurs at the 9th falling edge of the SCL clock cycle, and the PIN is cleared to "0".

The SCL pin is pulled down to the low-level while the PIN is "0". When an interrupt request occurs, the TRX changes by the handware according to the direction bit only when an acknowledge signal is returned from the slave device.




Fig 3.18.8 Start Condition and Slave Address Generation

#### (3) 1-byte Data Transfer

Test the MST by the INTSBI interrupt process after a 1-byte data transfer is completed, and determine whether the mode is a master or slave.

#### a. When the MST is "1" (Master mode)

Check the TRX and determine whether the mode is a transmitter or receiver.

#### ① When the TRX is "1" (Transmitter mode)

Check the LRB. When the LRB is "1", a receiver does not request data. Implement the process to generate a stop condition (described later) and terminate data transfer.

When the LRB is "0", the receiver requests new data. Write the transmitted data to the SBIDBR. After writing the data, the PIN becomes "1", a serial clock pulse is generated for transferring a new 1-byte of data from the SCL pin, and then the 1-byte data is transmitted from SDA pin. After the data is transmitted, an INTSBI interrupt request occurs. The PIN becomes "0" and the SCL pin is pulled down to the low level. If the data to be transferred is more than one word in length, repeat the procedure from the LRB checking above.

MCU90-520 9097249 0043787 821






Fig 3.18.9 1-byte Transmission

**When the TRX is "0" (Receiver mode)** 


Set the ACK to "1" and read the received data from the SBIDBR (data which is read immediately after a slave address is sent is undefined). After the data is read, the PIN becomes "1". The 90CR74A outputs a serial clock pulse to the SCL pin to transfer new 1-byte of data and sets the SDA pin to "0" at the acknowledge signal timing.

An INTSBI interrupt request occurs, the PIN becomes "0" and the SCL pin pulled down to the low level. The 90CR74A outputs a clock pulse for 1-byte of data transfer and the acknowledge signal each time that received data is read from the SBIDBR.






In order to terminate transmitting data to a transmitter, clear the ACK to "0" before reading data which is 1-byte before the last data to be received. The SDA pin released high-level in an acknowledge timing of last received byte. The receiver indicates to the transmitter that data transfer is complete. After data is received and an interrupt request has occurred, the 90CR74A generates a stop condition and terminates data transfer. When reading data from SBIDBR in the last received byte, the serial clock and acknowledge signal don't outputs because ACK is "0".







#### b. When the MST is "0" (Slave mode)

In the slave mode, an INTSBI interrupt request occurs when the 90CR74A receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is complete after matching a received slave address. When an INTSBI interrupt request occurs, the PIN (bit 4 in the SBICR2) is reset, and the SCL pin is pulled down to the low level. Either reading/writing from/to the SBIDBR or setting the PIN to "1" releases the SCL pin after taking tLOW time.


In the slave mode, the 90CR74A operates either in normal slave mode.

The 90CR74A tests the TRX (bit 6 in the SBISR), the AAS (bit 2 in the SBISR), and the AD0 (bit 1 in the SBISR) and implements processes according to conditions listed in the next table.

TRX	AAS	AD0	Status	Service
1	1	0	In Slave / Receiver mode, received the slave address of 90CR74A with direction bit "1". This condition is slave transmit mode by transfer request from master device.	Write transmit data into SBIDBR register.
	0	0	In Slave / Transmitter mode, 1-byte transmission has completed.	In case of <lrb> = "1" (no further data request), set <pin> "1" and <trx> "0" for BUS release. In case of <lrb> = "0" (further data request), write transmit data to SBIDBR register.</lrb></trx></pin></lrb>
0	1	1/0	In Slave / Receiver mode, received address of 90CR74A with direction bit "0" or General Call. This condition is slave receive mode by receive request from master device.	Read SBIDBR register in order to set <pin> "1" (dummy read).</pin>
	0	1/0	In Slave / Receiver mode, 1-byte receive has completed.	Read received data from SBIDBR register.

Table 3.18.1 Status and Service in Slave mode

(4) When the BB is "1", a sequence of generating a stop condition is started by writing "1" to the MST, TRX, and PIN, and "0" to the BB. Do not modify the contents of the MST, TRX, BB, PIN until stop condition is generated a bus.







мс∪90-522 ■ 9097249 0043789 БТ4 ■


### (5) Restart

Restart is used to change the direction of data transfer between a master device and a slave device during transferring data. The following explains how to restart when the 90CR74A is in the master mode.

Specify "0" to the MST, TRX, and BB and "1" to the PIN and release the bus. The SDA pin retains the high level and the SCL pin is released. Since a stop condition is not generated on the bus, the bus is assumed to be in a busy state from other devices. Test the BB until it becomes "1" to check that the SCL pin of the 90CR74A is released. Test the LRB until it becomes "1" to check that the SCL line of the bus is not pulled down to the low level by other devices. After confirming that the bus stays in a free state, generate a start condition with procedure (2).







### 3.18.5 FIFO Controling

In I²C-BUS / Master mode, 8-byte continuous data transfer can be done with FIFO control.

I²C-BUS control registers are accessed from FIFO control circuit instead of CPU. Before starting FIFO control circuit, I²C-BUS should be set in slave mode (initialized condition). FIFO control circuit is controlled by following registers,

I2CFCR1	7	6 5 4	3	2	1	0					
(FFE6H)	T/R	FSCK	CONT		BYTE	, (Reset Value 0000 0000)					
	T/R	FIFO transfer m	ode selec	tion			: Receiver mode : Transmitter mode				
						000 001	<ul> <li>fc/2⁶ (250 kHz)</li> <li>fc/2⁷ (125 kHz)</li> <li>fc/2⁸ (62.5 kHz)</li> </ul>				
	FSCK	Serial clock free selection	quency (fs	cl)		011 : fc/2 ⁹ (31.2 kHz) 100 : fc/2 ¹⁰ (15.6 kHz) 101 : fc/2 ¹¹ (7.8 kHz) 110 : fc/2 ¹² (3.9 kHz)					
	CONT	Data transfer m	ode selec	tion			at fc = 16 [MHz]     Write       8-byte data transfer     only       Continuous transfer     only				
	BYTE	E Number of transfer data byte					: 1-byte : 2-byte				
		(Data is valid w	hen <co< td=""><td>NT&gt; =</td><td>: "0")</td><td>011 :</td><td>: 3-byte : 4-byte</td></co<>	NT> =	: "0")	011 :	: 3-byte : 4-byte				
						101 : 110 :	: 5-byte : 6-byte : 7-byte : 8-byte				

### I²C-BUS FIFO Control Register 1

I²C-BUS FIFO Control Register 2 7

START

I2CFCR2

Register	4	

(FFE7H)

6	5	4	3

6	5	4	3	2	1	0		
STOP	CHS	INT			RST		(Reset Value	1101 **1*)

START	Start FIFO buffer transfer	0 : Start or restart	
JIAN		1:-	
STOP	Stop FIFO buffer transfer	0 : Stop	
		1 : -	
снѕ	Input / Output Channel selection	0 : Channel 0 (SCL0, SDA0)	Write
	input) Output Channel selection	1 : Channel 1 (SCL1, SDA1)	only
ÎNT	Restart in continuous mode	0 : Start continuous transfer	
	Restart in contanuous mode	1 : -	
RST	Reset for I ² C-BUS and FIFO control	0 : Reset	
1.21	circuit (Notice)	1 : -	

Notice : Since 4.5-state width system reset is executed after writing to this register, Do not access with I²CBUS or FIFO controller during the period.

MCU90-524

9097249 0043791 252 📟

12C-BUS FIFO Data Buffer Register

12CFD8R	7	6	5	4	3	2	1	0			
(FFE8H)	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0	(Reset Value	**** ****)	(R/W)

I²C-BUS FIFO Status Register 1

(FFE7H)

I2CFSR1 7 6 5 4 3 2 1 0

/	Þ	2	4	3	- 2	1	U						
\$DA	END	снѕ	BU\$Y	FŲLL	EMPTY	SCERR	AKERR	(Reset Value +000 0000)					
SDA		SDA line	e monito				0	: SDA line low					
304		SDAIIM	emonito	·r			1	: SDA line high					
END		FIFO buffer status flag					1	: End of transfer					
		11000	cleared by setting <stop> to "0"</stop>										
CHS Input / Output channel monito					monitor		0	: Channel 0					
Cho		mputre	Juipard	nannen	monitor		1	1 : Channel 1					
BUSY		EIEO hu	ffortrop	efor eta	t		1	: FIFO buffer data in transfer					
5031		FIFO buffer transfer status				cleared by setting <stop> to "0"</stop>		cleared by setting <stop> to "0" read</stop>					
FULL		FIFO bu	ffer full.	Receiv	e end		0	: - only					
					eenu		1	: FIFO buffer full / receive end					
ΕΜΡΤΥ	,	FIFO buffer empty/Transmit end						: -					
							1 : FIFO buffer empty / Transmit end						
SCERR		Start co	ndition	orror			0	: -					
JCLAN		Janteo	maraon				1 : Start condition error						
AKERR	,	Acknow	vledge e	rror			0	: -					
CILLIN	•		neugee				1	: Acknowledge error					

I²C-BUS FIFO Status Register 2

.

I2CFSR2 7 6 5 4 3 2 1 0 (FFE9H) NOMAT LRBM (Reset Value 01** ****)

L.,		(monormal)	
NOMAT	Matching monitor between SCL line	0 : -	
NONAT	and SCL terminal	1 : SCL line pulled down by slave device	read
LDDM	Last received bit monitor	0 : Last bit "0" (acknowledge)	only
LRBM	(acknowledge signal monitor)	1 : Last bit "1" (no-acknowledge)	

MCU90-525

_ .

### (1) Transmit Operation

Set the number of byte transferred and select transfer clock by setting I2CFCR1 register. Set FIFO controller in transmitter mode by setting "1" to  $\langle T/\overline{R} \rangle$  bit in I2CFCR1 register. The number of byte for transfer at start time includes slave address. This can be set up to 8 bytes. By setting  $\langle CONT \rangle$  bit in I2CFCR1 register, the number of byte is set to 8bytes and continuous data transfer becomes available. After setting I2CFCR1 register, write data into I2CFDBR in order of transmission. When number of data written becomes the number of byte set,  $\langle FULL \rangle$  bit in I2CFSR1 register is set "1". It's ignored if data is written during  $\langle FULL \rangle$  is "1". For starting transmission, slave address and  $\langle R/\overline{W} \rangle$  bit should be set as the first data.

Then set <CHS> and <START> bits in I2CFCR2, the FIFO controller becomes active.

The FIFO controller sets  $\langle BUSY \rangle$  bit in I2CFSR "1" and accesses I2CFCR1, I2CFDBR and I2CFCR2 registers to start transmission. At this time, if BUS is busy,  $\langle SCERR \rangle$  bit in I2CFSR register is set "1" and generate the interrupt request INTSBI. If this happens, set  $\langle \overline{RST} \rangle$  bit in I2CFCR2 to "1" and reset FIFO controller by software.

If there is no acknowledge return for each byte, the interrupt request INTSBI is generated and <AKERR> bit in I2CFSR register is set "1".

When all data byte has been transferred, < EMPTY > bit in I2CFSR register isset "1" and the interrupt request INTSBI is generated. And if < CONT > bit in I2CFCR1 register is "0", < END > bit in I2CFSR register is set "1" to terminate all data transfer. In case that < CONT > bit is "1", < END > bit is not set because of continuous mode. This is the reason why the rest of data should be transferred by restarting after setting the number of data remained and data into I2CFCR1 and I2CFDBR registers. If an interrupt request is no needed when data transfer completes, set  $<\overline{INT} >$  to "0" before restart.

### (2) Receive Operation

The procedure is almost same as transmit operation except that the number of data byte does not include slave address. Set the FIFO controller in Receiver mode by setting  $\langle T/R \rangle$  bit in I2CFCR1 register. Following that, set slave address and  $\langle R/W \rangle$  bit to I2CFDBR register and set FIFO controller active by setting  $\langle START \rangle$  bit in I2CFCR2 to "0". When the number of data, which was set in I2CFCR1 register, has been received,  $\langle FULL \rangle$  bit in I2CFSR register is set "1" and the interrupt request INTSBI is generated. The status can be monitored in  $\langle CONT \rangle$  and  $\langle INT \rangle$  bits and I2CFSR register as same as in transmit operation.

The content of dummy read, which is executed right after the slave address, is not set into FIFO buffer.

### (3) Restart Operation


When <END> bit is "1", to provide the following procedure can be recognized as restart operation, Start preparation as same as (1) or (2)

Start by setting <START > bit "0"

The FIFO controller does restart operation then data is transferred.

### (4) Stop Operation

By setting I2CFCR2 <STOP> to "0" when <END> bit in I2CFCR1 register is "1", FIFO controller stops data transfer after generate stop condition on to BUS and clearing <BUSY> bit in I2CFSR1 register is "0".



## 3.18.6 Control in Clock Synchronous 8-bit SIO mode

To use serial BUS interface as clocked synchronous 8-bit SIO mode, the following registers are used.

Serial BUS Interface Control Register 1

SBICR1 (FFE2H)

7 SIOS	6 5 4 NH SIQM	3 CHS	2	1	0 (Reset Value 0000 *000)					
SIOS	Transfer start / st			, SCK	0 : Stop 1 : Start					
SIOINH	Terminate data	transfer			0 : Continue 1 : Terminate (stop and clear)	Write				
SIOM	Transfer mode s	elect			00 : 8-bit transmitter mode 01 : reserved 10 : 8-bit transmit/receive mode 11 : 8-bit receiver mode					
СНЅ	Input / Output d	hannel s	elect		0 : Channel 0 (SCLK2, TXD2, RXD2) 1 : Reserved					
sск	Serial clock freq	uency se	lect		$ \begin{array}{c} 000 : fc/2^{6} & (250 \text{ kHz}) \\ 001 : fc/2^{7} & (125 \text{ kHz}) \\ 010 : fc/2^{8} & (62.5 \text{ kHz}) \\ 011 : fc/2^{9} & (31.2 \text{ kHz}) \\ 100 : fc/2^{10} & (15.6 \text{ kHz}) \\ 101 : fc/2^{11} & (7.8 \text{ kHz}) \\ 110 : fc/2^{12} & (3.9 \text{ kHz}) \\ 111 : \text{External clock (from SCLK2 input)} \end{array} $	Write only				

Note 1) * ; don't care

Note 2) SIOS should be "0" during transfer mode and serial clock.

Serial BUS Interface Data Buffer Register

Serial BUS Interface Control Register 2

SBICR2 (FFE5H)

7	65	4	3	2	1	0	
Write W 0	rite Write 0""0"	Write 1	SB	М	Write "0"	Write ( "0"	nitial Value **** 00**)
SBIM	Serial BUS	5 Interfa	ce ope	ratior	n mode	01 : 510	C-BUS mode Write only

Note 1) * ; don't care

Note 2) Should be confirm transfer-end to change terminal from SIO to port

Serial BUS Interface Status Register

SBISR (FFE5H)	7	6 5 4 3 2 1 0							
					SIOF	SEF		(initial Value **** 00**)	
	SIOF	Seria	al trans	ifer op	peration	status		0 : Complete transfer 1 : During transfer	
	SEF Last bit receive monitor (Acknowledge monitor)								Read only

MCU90-527



#### (1) Serial Clock

#### a. Clock Source

Clock source can be selected by SCK bits in SBICR1 register as follows,

### ① Internal Clock

In an internal clock mode, any of seven frequencies can be selected. The serial clock is output to the outside on the SCLK2 pin. The SCLK2 pin becomes a high level when data transfer starts. When writing (in the transmit mode) or reading (in the receive mode) data cannot follow the serial clock rate, an automatic-wait function is executed to stop the serial clock automatically and hold the next shift operation until reading or writing is complete.




Fig 3.18.14 Automatic Wait Function Timing

② External clock (SCK = "111")

An external clock supplied to the SCLK2 pin is used as the serial clock. In advance, set P53 to input mode. In order to ensure shift operation, a pulse width of longer than 16/fc cyles is required for both high and low levels in the serial clock. The maximum data transfer frequency is 500 kHz (when fc = 16 MHz).




Fig 3.18.15 Maximum Frequency of External Clock

b.Shift Edge

The leading edge is used to transmit data, and the trailing edge is used to receive data.

① Leading edge

The shift timing is the falling edge of the signal at P53 (SCLK2).

#### ② Trailing edge

The shift timing is the rising edge of the signal at P53 (SCLK2).

MCU90-528

| 9097249 0043795 9T8 🎟




Fig 3.18.16 Shift Edge

(2) Transfer Mode

The SIOM (bits 5 and 4 in the SIO1CR) is used to select a transmit, receive, or transmit/receive mode. <u>a.8-bit transmit mode</u>

Set a control register to a transmit mode and write data to the SBIDBR.

After the data is written, set the SIOS to "1" to start data transfer. The transmitted data is transferred from the SBIDBR to the shift register and output to the TXD2 pin in synchronous with the serial clock, starting from the least significant bit (LSB). When the data is transferred to the shift register, the SBIDBR becomes empty. The INTSBI (buffer empty) interrupt request is generated to request new data.


When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new data is written, automatic-wait function is canceled.

When the external clock is used, data should be written to the SBIDBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBIDBR by the interrupt service program.

Transmitting data is ended by clearing the SIOS to "0" by the buffer empty interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set the SIOF (bit 3 in the SBISR) to be sensed. The SIOF is cleared to "0" when transmitting is complete. When the SIOINH is set, transmitting data stops. The SIOF turns "0".

When the external clock is used, it is also necessary to clear the SIOS to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.

MCU90-529 9097249 0043796 834



### b.8-bit Receive Mode

Set a control register to a receive mode and the SIOS to "1" for switching to a receive mode. Data is received from the RXD2 pin to the shift register in synchronous with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBIDBR. The INTSBI (buffer full) interrupt request is generated to request of reading the received data. The data is then read from the SBIDBR by the interrupt service program.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated until the received data is read from the SBIDBR.

When the external clock is used, since shift operation is synchronized with the clock pulse provided externally, the received data should be read before new data is transferred to the SBIDBR. If the received data is not read, further data to be received is canceled. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read.

Receiving data is ended by clearing the SIOS to "0" by the buffer full interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm if data is surely received by the program, set the SIOF (bit 3 in the SBIDBR) to be sensed. The SIOF is cleared to "0" when receiving is complete. After confirming that receiving has ended, the last data is read. When the SIOINH is set, receiving data stops. The SIOF turns "0" (the received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, conclude receiving data by clearing the SIOS to "0", read the last data, and then switch the mode.




Fig 3.18.19 Data Receive Mode (Internal Clock mode)

#### c. 8-bit Transmit/Receive Mode

Set a control register to a transmit/receive mode and write data to the SBIDBR. After the data is written, set the SIOS to "1" to start transmitting/receiving. When transmitting, the data is output from the SO pin on the leading edges in synchronous with the serial clock, starting from the least significant bit (LSB). When receiving, the data is input to the SI pin on the trailing edges of the serial clock. 8-bit data is transferred from the shift register to the SBIDBR, and the INTSBI interrupt request occurs. The interrupt service program reads the received data from the data buffer register and writes data to be transmitted. The SBIDBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.

When the internal clock is used, automatic-wait function is initiated until received data is read and next data is written.


When the external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read and transmitted data is written.

Transmitting/receiving data is ended by clearing the SIOS to "0" by the INTSBI interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The transmit/receive mode ends when the transfer is complete. In order to confirm if data is surely transmitted/received by the program, set the SIOF (bit3 in the SBISR) to be sensed. The SIOF becomes "0" after transmitting/receiving is complete. When the SIOINH is set, transmitting/receiving data stops. The SIOF turns "0".

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, conclude transmitting/receiving data byclearing the SIOS to "0", read the last data, and then switch the transfer mode.

MCU90-532

## 9097249 0043799 543 🔳






Fig 3.18.21 Data Hold time at End of Transfer (Transmit/Receive mode)



## 3.19 8-BIT A/D CONVERSION CIRCUIT (A/D)

The TMP90CR74A has an 8-bit A/D conversion circuit of high precision, the successive comparison type with 12-channels analog input. The 10-cannels (AIN0 to AIN9) of 12-channels analog input pin are also used as general purpose input ports (P60 to P67 and P70 to P71). The 2-channels input pin (PDP and PDM) can also be used as the peak hold monitor port of CTL amplifier.

The A/D conversion ends in 11.9  $\mu$ s (at 16 MHz) from the start of conversion.




Fig.3.19.1 Configuration of 8-bit A/D Conversion Circuit

### 3.19.1 Operation of A/D Conversion Circuit

(1) A/D conversion reference voltage

The positive electrode of A/D conversion reference voltage connects to ADREF pin, and the negative electrode of A/D conversion reference voltage connects to ADGND pin.

Apply positive of analog reference voltage to the ADREF pin and negative to the ADGND pin. The A/D conversion is carried out by splitting reference voltage between ADREG pin and ADGND pin to bit divided by 256 by ladder resister and making a judgment by comparing it with analog input voltage.


#### (2) Analog input channels

One of the 12-channels analog input (AIN0 to AIN9, PDP, PDM) is selected by the A/D conversion control register ADCR<ADCH3-0>.

The analog input channel selection register ADCR<ADCH3 to 0> are initialized to "0, 0, 0" by reset operation, then the AINO (P60) is selected. When these ports are not used as the analog input ports, these ports can be used as general purpose input ports (Port6, Port7).

(3) A/D conversion time

The result of A/D conversion is stored into the A/D conversion value register (ADREG) after the passage of 95states from setting the A/D conversion start register ADCR<ADS> to "1".



## (4) Start A/D conversion start

A/D conversion is started by setting the A/D conversion control register ADCR<ADS> to "1". After A/D conversion starts, the A/D conversion busy flag ADCR<ADBF> is set to "1".

Note : If A/D conversion is restarted when <ADBF> is "1", A/D conversion is afraid stopped, after

confirming <ADBF> to "0".

(5) A/D conversion end

After A/D conversion ends, the A/D conversion end flag ADCR<EOCF> which indicates the end of A/D conversion is set to "1", and the interrupt request signal (INTAD) is generated, and the <ADBF> is cleared to "0".

(6) A/D conversion interruption (INTAD)

After A/D conversion ends, the interrupt request signal (INTAD) is generated, and the A/D circuit requests CPU to interrupt. The interrupt request signal (INTAD) is cleared to "0" by reading out the ADREG in program.

- Note: The vecter address of the A/D conversion interrupt (INTAD) is the same as the one of the Timer/Counter3 interrupt (INTT3). The selection of either INTAD or INTT3 can be selected by setting the interrupu control register INTCR < T3ADS >.
- (7) Reading of A/D conversion values

The results of A/D conversion is put into the A/D conversion value register (ADREG). The A/D conversion end flag ADCR<EOCF> is cleared to "0" by reading the ADREG. The value of the ADREG is an undefined data if the ADREG is read durring A/D conversion. Figure 3.19.2 shows the timing chart of A/D conversion operation.




Fig 3.19.2 shown in timingchart of A/D conversion operation.

Note) Executing the HALT instruction during A/D conversion that conversion operation is forced stop, and result in undefined ADREG value.

At the same time, A/D control register is initialized to initial value.

MCU90-535 9097249 0043802 968

## 3.19.2 Control Register

A/D conversion control register

ADCR	7	6	5	4	3	2	1	0						
(FFDCH)	*17 [	EOCF	ADBF	ADS	ADCH3	ADCH2	ADCH1	ADCH0	(Initial value	1000 0000)				
	EOCF		A/D con	version	complete	ed flag			<ul> <li>0 : A/D conversion in progress or prior to A/D conversion</li> <li>1 : A/D conversion completed</li> </ul>					
	ADBF		A/D conv	version l	busy flag	3			0 : A/D conversion stopped 1 : A/D conversion in progress					
	ADS		A/D conv	version	start			0:						
	ADCH3							0000 : 0001 :	Select AIN0 Select AIN1	1000 : Select AIN8 1001 : Select AIN9	$\left  \right $			
	ADCH2							0010 : 0011 :	* * • • • • • • • • • • • • • • • • • •	1010 : Select AIN10 (PDP) 1011 : Select AIN11 (PDM)	R/W			
	ADCH1		Analog i	nput ch	annel se	lection		0100 :		10** : Stop use				
	ADCH0								Select AIN6 Select AIN7	·,				

Note: Please ensure that "1" is always written in the 7 bit of the A/D conversion control register. (ADCR)

#### A/D conversion value register

ADREG											
(FFDDH)	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	(Initial value	**** ****)	read only



🛚 9097249 0043803 8T4 🛲

## 3.20 AMPLIFIER FOR SERVO CONTROL


The TMP90CR74A has the amplifier for CTL signal while playing, for CTL signal while recording (CTL amp) and for capstan FG signal (CFG amp). The amplified digital signal is input for capture CAP0, CAP2 through capture input circuit (CAPIN).

## 3.20.1 CTL Amp

(1) Configuration


The CTL amplifier consists of right opeamplifier of CTL signal reproducing and schmit circuit, and D/A converter of CTL signal recording output.

Recording and reproducing of CTL signal and VISS/VASS signal can re-write by use to the CTL amplifier. Figure 3.20.1 shown in configuration of CTL amplifier.




(a) Amplifier of playing, recording for CTL signal

TMP90CR74A



(b) Schmit Circult

Fig 3.20.1 Configuration of Amplifier for Servo Control Circuit



SACR1 (FFF1H)

## (2) Control Registers

Servo amplifier control register 1

7 6	5 4	3	2	1	0						
IDIRE DIRFLG	CTLPO CTRGE	PDMON	PDPON	INDEX	REC (Reset Value 0000 0000)						
CTLPO	CTL polarity swi	itch			0 :	Forward					
	ere polarity str				1 :	Reverse					
CTRGE	CTLOUT auto-re	a at an ah	lo/dirab		0:	Disable					
CINGE			ne/uisab	ne	1:	Enable					
PDMON	CTL negative ( -	) cohmit	coloctio	-	0 :	Manuai					
PDIVICIN	CILINEGATIVE (-	-) sching	selectio	911 	1 :						
PDPON	CTL negative ( + ) schmit selection				0 :	Manual R/V					
PDPON	CTL negative ( 1	- ) schmit	selecuo	n	1 :	Peak hold					
INDEX							00 :	Reproducing mode			
	CTL operation r	node sele	ection		*1 :	Recording mode					
REC					10 :	Index mode					

#### Servo amplifier control register 2

7

SACR2

6 5 4 3 2 1 0

(FFF2H) PHSPUP CAMP2 CAMP1 CAMP0 SMTP1 SMTP0 SMTN1 SMTN0 (Reset Value 0000 0000)

PHSPUP	Peak-hold recovery speed selection	0 : Normal recovery	
CAMP2 to CAMP0	CTL reproduction amplifier switch	1 : High speed recovery 0 : OFF 1 : ON	
SMTP1	CTL negative ( – ) manual schmit level	00 : -100 [mV] 01 : -200 [mV]	
SMTP0	selection	10 : –300 [mV] 11 : –500 [mV]	R/W
SMTN1	CTL negative (+) manual schmit level	00 : +100 [mV] 01 : +200 [mV]	
SMTNO	selection	10 : +300 [mV] 11 : +500 [mV]	

Servo amplifier control register 3

SACR3 (FFF3H)	7 6	5	4	3	2	1	0					
(FFF3H)	IDIRS SWP	TB SWPTA	AOUTS1	AOUTS0	CFGBS	CFGAS	swsht (Reset Value 0000 0000)					
	SWPTB						00	: 1.5 [ms]				
	SVVF10	SWPB tir	nin <mark>g sw</mark> i	tch in ir	ndex mo	ode	01	: 2.0 [ms]				
	SWPTA	selection	ı				10	: 2.5 [ms]				
	SWEIA						11	: 3.0 [ms]				
	AOUTS1						00	: CTL output				
	AUUISI	CTLCEC	CTLCFG (P30) output source selection					: CFGA output	*			
	AOUTSO		(P50) 001	.put soc	irce sere	cuon	10	: CFGB output				
	AUUISU						11	: -				
	SWSHT	SIMPE co	<b>F</b>					: Automatic control				
	300301	SWSHT SWBS control					1	: Forced "ON"				

MCU90-539

🔳 9097249 0043806 503 🛲

Servo amplifier control register 4

S (

SACR4	7	6	5	4	3	2	1				
(F796H)	"0"	*0*	~0~	"0"	CFGBZ	CFGAZ	CFGPO	CTLOUT	(Reset Value	0000 000*)	
[	CTLOL	CTL reproduction amplifier output						0	CTL output =	: "0"	Read
		status						1 ; CTL output = "1"			only

Note : Always write "0" in bit 4 to bit 7 of servo amplifier control register 4 (SACR4)

#### (3) Using the playback amp

#### (1) Gain switching

The reproduction CTL signal deriving from the magnetic head has its amplitude voltage in compliance with the tape speed. Consequently, if the amplifier gain is fixed, there is a possibility of its output becoming saturated. Furthermore, the output may be distorted by cut-off frequency settings. All these result in imperfect waveform reshaping, making it difficult to obtain exact duty cycle determination.

To prevent this problem, the reproducing amplifier allows you to set various constants using its internal feedback resistor or a feedback resistor connected external to the chip.

The gain and cut-off frequency can be set by using the <CAMP2 to CAMP0> in servo amplifier control register 2 (SACR2) and the <SWSHT> in servo amplifier control register 3 (SACR3).

During normal reproducing, you may set maximum gain and minimum cut-off frequency. During highspeed CUE/REV or FF/REW, however, you need to reduce the gain depending on the amplitude of the reproducing CTL signal. Furthermore, since the CTL signal frequency increases, set the cut-off frequency so as to comply with it.

As an example of constant settings, A fixed numbers that for normal reproducing, constants be set up using an external circuit via the CTL0/CTL1/CNFB pins. If the tape speed is very fast and the reproducing amplifier becomes saturated so you want to set a gain that is smaller than possible with an external circuit, you can use the internal feedback resistor. Refer to Section 4, "Electrical Characteristics" for details about the accuracy of this internal resistor.

#### (2) Schmit circuit

The reproducing amplifier output (CTLAMP signal) is waveform-reshaped using a Schmit circuit in two methods. In one, the Schmit level is set to 1/2 of the amplifier output level relative to the bias level; hence, this is called a peak-hold Schmit method. The other is called a manual Schmit method in which four fixed Schmit levels can be set. Each method allows you to set the Schmit level separately on the positive (+) and the negative (-) sides of the signal by using the <PDPON>, <PDMON> in servo amplifire control register 1 (SACR1). In either method, if the amplifier output is below the bias level  $\pm$  100 mV (when operating with AVCC1 = 5 V), Suhmit operation is canceled in order to prevent erratic device operation to noise.

The waveform-reshaped CTL signal (CTLOUT signal) is inputted to the capture input control circuit (CAPIN). In also can be output from the P30 (AMPOUT) pin. The CTLOUT signal can be monitored with the <CTLOUT> in servo amp control register 4 (SACR4).

#### a. Peak-hold Schmit method

Since the Schmit level is set to 1/2 of the peak level of reproducing amplifier output relative to the bias level, Schmit operation can be performed in compliance with level fluctuations of the reproducing CTL signal. If the tape speed is fast, the internal load resistors (r5 and r6) can be turned on using the <PHSPUP> in servo amplifier control register 2 (SACR2) to expedite the discharging time of the peak holders (PDP and PDM).

The voltage levels of the peak holders (PDP and PDM) can be monitored using the A/D converter.

# 9097249 0043807 44T 🖿

MCU90-540

#### b. Manual Schmit method

This method has four Schmit levels:  $\pm 100$ ,  $\pm 200$ ,  $\pm 300$ , and  $\pm 500$  mV relative to the bias level (when operating with AVCC1 = 5 V) that can be set independently on each positive (+) and negative (-) side of the signal. Use the  $\langle SMTP1 \rangle$ ,  $\langle SMTP0 \rangle$  in servo amp control register 2 (SACR2) to set the Schmit levels on the positive (+) side, use the SMTM1-0 bits to set the Schmit levels on the negative (-) side.

Use this manual Schmit method when the reproducing amplifier output level fluctuates greatly as in high-speed FF/REW and the peak-hold Schmit method cannot be used. Similarly, if the tape transport speed drops rapidly, the reproducing CTL signal deriving from the PB head has its amplitude reduced rapidly. Consequently, the amplitude of the reproducing amplifier output also is reduced, which depending on the time constants set on the peak-hold pins (PDP and PDM), makes recovery unable to comply with amplitude fluctuations. Therefore, when reducing the tape transport speed rapidly, switch to the manual Schmit method by estimating the reproducing amplifier output, because this method provides stable Schmit operation. Then, when the reproducing amplifier output level is peak-held, switch back to the peak-hold Schmit method.

Furthermore, if the transport speed of the tape on which the VISS/VASS signals are recorded increases and the playback CTL signal has a distorted waveform, set the Schmit width according to the DC fluctuations caused by the duty cycle of the signal.

#### (3) Switching Schmit polarity

When the direction of tape transport is reversed, the polarity of the reproducing CTL signal deriving from the PB head is inverted. This polarity switching ensures that the reference edges fed to the capture input control circuit (CPAIN), capture 0 (CAP0), VISS/VASS determination circuit (VIVA), and timer counter 2 (TC2) are always matched to the rising edge of the Schmit output.

Polarity switching is controlled by the <CTLPO> in servo amplifier control register 1 (SACR1). When the polarity is switched over, the Schmit output is reset low, waiting for input of the next reference edge.

#### (4) Retrigger function

During step slow reproducing, etc., it can happen that the Schmit output (CTLOUT signal) does not produce a negative (-) edge because the output level of tape's reproducing CTL signal drops. In such a case, you can set the <CTRGE> in servo amplifier control register 1 (SACR1), so that the Schmit output is reset low about (2¹³/fc)  $\times$  7 [s] after outputting a positive (+) edge without having to enter a negative (-) edge.

This retrigger function is also used when the CTL signal (CTLOUT) is fed to the capture 0 (CAP0) or timer counter 2 (TC2) during recording.

MCU90-541 9097249 0043808 386




Fig 3.20.2 Timing Chart for PLY (playing) mode

(4) Using the record amplifier

The CTL signal recording amplifier can be used to output the recorded CTL signal or the VISS/VASS signal rewrite waveform during normal recording.

(1) Normal recording

By setting the <REC> in servo amplifier control register 1 (SACR1) to 1, it is possible to output a waveform of the same polarity as that of TPG10, output of the timing pulse generator 1 (TPG1). The recorded waveform output is started and ended synchronously with the TPG10 edges according to the set value of the REC bit as shown by the timing chart in Figure 3.20.3. The duty cycle can be set easily by patterning TPG10.

When normal recording is started, SWBAS turns on and SWPLY turns off and then SWREC turns on, causing the record amplifier to generate its output.

When recording is ended, each switch turns on or off with the reverse timing. This switchover timing is automatically controlled by the record pattern generating circuit. This switchover sequence prevents the reproducing amplifier output from going wild.

During normal recording, make sure that the reproducing amplifier gain is set to minimum.

MCU90-542

9097249 0043809 212 🖿




Fig 3.20.3 Timing Chart for REC (recording) mode

(2) Rewriting

When rewriting the CTL signal recorded on tape, operation is performed to rewrite only the negative (-) edges of the CTL signal (rewrite operation).


The rewrite operation is controlled using the timing pulse generator 1 (TPG1) outputs, TPG10 and TPG11, after setting the  $\langle$ INDEX $\rangle$  in servo amplifier control register 1 (SACR1) to 1 and REC bit to 0, as shown by the timing chart in Figure 3.20.4. The CTL signal negative (-) edge is written to by a falling edge of TPG10. Then, synchronously with the rising/falling edges of TPG11, the ramp level (CTL signal's positive (+) edge write mask) is output, performing an interval operation until the next negative (-) edge is written. Make sure that TPG10 and TPG11 are patterned so their rising edges occur at the same time.


Before a rewrite operation can be initiated, the INDEX bit must be set to 1 before TPG10 and TPG11 are pulsed high. Similarly, when a rewrite operation is completed, make sure that the PRCTL pin is placed in the high-impedance state by a falling edge of TPG11 before the INDEX is cleared to 0.


Since a rewrite operation involves repeatedly alternating record and reproduction, inductance in the control head can cause a voltage waveform to occur in the REC head after recording (rewrite) to back electromotive force which will be amplified by the reproducing amplifier. To prevent this problem, the reproducing amplifier can be disabled against input until the voltage waveform tails off. Use the <SWPTA>, <SWPTB> in servo amplifier control register 3 (SACR3) to set the duration of this disable time.


MCU90-543

| 9097249 0043810 T34 🔳











MCU90-544

| 9097249 0043811 970 🔳

# 3.20.2 CFG Amp

(1) Configration





9097249 0043812 807 📖

MCU90-545

## (2) Control Registers

Servo amplifier control register 1

SACR1 (FFF1H)	7	6	5	4	3	2	1	0		
(FFF1H)	IDIRE	DIRFLG	CTLPO	CTRGE	PDMON	PDPON	INDEX	REC	(Reset Value 0000 0000)	
	IDIRE		INTDIR	letect in	terrupt	enable /	disable	1	: Disable : Enable	R/W
	DIRFLO	G DIR detect flag							: CFGB ahead of CFGA : CFGA ahead of CFGB	Read only
	CTLPO		CTL pora	irity swi	tch			0	: Forward : Reverse	R/W

.

Servo amplifier control register 3

SACR3 (FFF3H)

7	6	5	4	3	2	- 1	0			
IDIRS	SWPTB	SWPTA	AOUT1	AOUT0	CFGBS	CFGAS	SWSHT	(Reset Value	0000 0000)	
IDIRS		INTDIR i	nterrupt	source	select		0:			
AOUTI		AMPOU'	T (P30) c	output so	ource se	lect	01 :	from CTL amplifier) t (from CFG amplifier) t (from CFG amplifier)	R/W	
CFGBS		CFGB am	nplifier S	ichmit le	vel sele	ct	0:	±80 [mV]	(at AVCC1 = 5 [V] )	
CFGAS		CFGA an	nplifier S	5chmit le	evel sele	ect	1 :	±120 [mV]	(at AVCC1 = 5 [V] )	

Servo amplifier control register 4

SACR4 (F796H) **6 5 4 3 2** 1 0

<i>"</i> 0" "0"	"0" "0" CFGBZ CFGAZ	CFGPO CTLOUT (Reset Value 0000 000*)								
		0 : Zero cross Schmit								
CFGBZ	CFGB Schmit select	1 : Manual Schmit								
CTC 1 7		0 : Zero cross Schmit	R/W							
CFGAZ	CFGA Schmit select	1 : Manual Schmit	107.00							
	-	0 : Forward								
CFGPO	Zero cross polarity select	1 : Reverse								

Note : Always write "0" in bit 7 to 4 of servo amplifier control register 4 (SACR4).

MCU90-546

9097249 0043813 743 🔳

### (3) CFG Amp Usage

The signal from a capstan motor is amplified by two inverting amplifier and is reformed by each Schmit trigger circuit. CFGA amplifier and CFGB amplifier are to be set gain / cutoff frequencies as normal operational amplifier.

### ① Schmit Circuit

There are two methods for CFGA / CFGB amplifier output Schmit. One is to set fixed level, called manual Schmit; the other is to reverse with bias-level, called zero-cross Schmit. One method is selected on <CFGAZ>, <CFGBZ> in servo amplifier control register 4 (SACR4).

### a. Manual Schmit Trigger Circuit

The Schmit width can be selected from two, +/-80 mvolt or +/-120 mvolt based CFGBIAS level by setting <CFGAZ> and <CFGBZ> bits in SACR4 register. Usually this Schmit width is changed in accordance with noise level, but +/-80 mvolt can be used for better condition to reduce the error of duty in AM modulation. If noise level is too big to get proper operation, use +/-120 mvolt width.

## b.Zero Cross Schmit Trigger Circuit

When two phase signals with 90 degree difference can be received from the capstan motor, these signals are proceeded through zero cross Schmit trigger circuit based on CFG BIAS by setting <CFGAZ> and <CFGBZ> bits in SACR4 register. In this case, the outputs and polarities of CFGA and CFGB signals can be controlled by setting <CTLPO> and <CFGPO> bits. The timing chart is shown in Fig 3.20.1. The combination for zero-cross Schmit function, results from phase relation between CFGA and CFGB, is described on the table below. Set <CFGPO> to "0" or "1" to match capstan FG architecture.

Changing the tape condition between forward and reverse generates INTDIR interrupt. Therefore, by shifting the polarity for CTL amp on <CTLPO> inside INTDIR routine, the zero cross Schmit for CFG amplifier can be operated continuously.


<cfgpo></cfgpo>	<ctlpo></ctlpo>	CFGA amplifier input 90 deg ahead of CFGB	CFGB amplifier input 90 deg ahead of CFGA
0	0 (foward)	zero-cross Schmit	manual Schmit
	1 (reverse)	manual Schmit	zero-cross Schmit
1	0 (foward)	manual Schmit	zero-cross Schmit
	1 (reverse)	zero-cross Schmit	manual Schmit


Table 3.20.1 FG phase and Schmit mode

Zero-cross Schmit can be operated if either side of CFGA amplifier or CFGB amplifier is set ; therefore they can operate by setting <CFGAZ> and <CFGBZ> respectively. Figure 3.20.7 shown in sequence of zero-cross Schmit operation.

### ② Reverse Direction Detector

In the case that two phase signal with 90 degree difference changes its condition at changing between forward and reverse, the forward / reverse can be detected from CFGA and CFGB reformed signals by internal detector circuit. The result can be monitored by reading <DIRFLG> bit and the interrupt request INTDIR is generated when detected. Figure 3.20.8 shown is timingchart operation. Though <DIRFLG> is reset to "0" after reset, it is set to "1" if CFGA input has a phase ahead of CFGB input. The rising / falling edge of <DIRFLG> generates INTDIR interrupt. <IDIRE> is set INTDIR whether to enable or to disable. The source of INTDIR interrupt can be selected on <IDIRS> whether CFGB or DIRFLG.










Fig 3.20.7 CFG Amplifier Zero-cross Schmit Sequence

Fig 3.20.8 Forward / Reverse Detection Timing chart

MCU90-548

| 9097249 0043815 516 🔳

## 3.21 PORT

The TMP90CS74 has 63 general-purpose digital I/O ports and 8 digital dedicated-function ports. Table 3.21.1 indicates the digital port structure.

Туре	Port Name	Bit Structure	Number of Pins
	Port 0	P07 to P00	8
	Port 1	P17 to P10	8
	Port 2	P27 to P20	8
General-purpose I/O	Port 3	P37 to P30	8
Ports	Port 4	P47 to P40	8
	Port 5	P57 to P50	8
	Port 6	P67 to P60	8
	Port 7	P74 to P70	5
	Port 8	P81 to P80	2
	Pulse-width modulation	PWM1, PWM0	2
	Head switch signal output	VASWP	1
Dedicated-function	OSD oscillator connection pins	XI, XO	2
Ports	Vertical sync signal input	VDIN	1
	Composite sync signal input	CSYNC	1
	Clock output	CLK	1

Table 3.21.1 General-purpose I/O Ports and Dedicated-function Ports

### (1) I/O Settings

Each bit of port 0 to port 8 can be set for input or output.

### (2) Output Circuit Format Settings

Pins P20 to P24, P37, P52 and P53, P55 and P56, P74, PWM0 and PWM1 can be programmed as push-pull outputs or N-channel open drain outputs by software.

### (3) Output Control in STOP mode

Except for the XI, XO, VDIN, and CSYNC pins all digital ports can set whether the output state in STOP mode remains or turns to high-impedance by setting <DRVE> in the watch dog timer control register 1 (WDTCR1) (see Section 3.2, "System Clock Control Circuit").

Figure 3.21.1 shows the port output control circuit in STOP mode.






Fig 3.21.1 Port Output Control Circuit in STOP Mode




## 3.21.1 Port 0 (P00 to P07)

Port 0 is an 8-bit general-purpose I/O port which can specify input/output in bit unit. The control register (POCR) is used to set input/output.

Reset operations clear P0 port data register (P0) and P0 port control register (P0CR) to "0" and initialized to the input mode.





Port 0 Dat	a Registe	er										
P0	7	6	5	4	3	2 1	1	0	0			
(FFC0H)	P07	P06	P05	P04	P03	P02	P01	P00	(Reset Value	0000 0000)	(R/W)	
Port 0 Cor	ntrol Reg	ister 1										
POCR	7	6	5	4	3	2	1	0	_			
(FFC1H)	P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C	(Reset Value	0000 0000)		
	P07C		0					0	: Input			write
	to P000	C	Port 0 Input / Output control (per bit)					1	: Output			only

MCU90-550

# **9**097249 0043817 399 **mm**

## 3.21.2 Port 1 (P17 to P10)

Port 1 is an 8-bit general-purpose I/O port which can specify input/output in bit unit. The control register (P1CR) is used to set input/output.

Reset operations clear P1 port data register (P1) and P1 port control register (P1CR) to "0" and initialized to the input mode.




Fig 3.21.3 Port 1 (P17 to P10) Block Diagram

Port 1 Data Register

P1	7	6	5	4	3	2	1	0	_		
(FFC2H)	P17	P16	P15	P14	P13	P12	P11	P10	(Reset Value	0000 0000)	(R/W)
Port 1 Con	trol Reg	ister 1									
PICR	7	6	5	4	3	2	۱	0	_		
(FFC3H)	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C	(Reset Value	0000 0000)	
	P17C		Port 1 la	nput/Oi	+ <b>n</b> ut co	ntral (m	a v [a] 4)	0	: Input	-	write
	to P10	с				ntroi (p	erbiy	1	: Output		only

### 3.21.3 Port 2 (P27 to P20)

Port 2 is an 8-bit general-purpose I/O port which can specify input/output in bit unit. The control register (P2CR) is used to set input/output.

Reset operations clear P2 port data register (P2) and P2 port control register (P2CR) to "0" and initialized to the input mode.

#### (1) P20 (TPG00/TP0)

P20 used as an TPG00 of timng pulse generator 0 (TPG0) output, and also timing pulse output (TP0). When P20 is used as TPG00 or TP0, setting <P20C> in port 2 controlregister (P2CR) to "1" to select output mode.

The output circuit of P20 can be selected either push-pull output or N-channel open drain output by setting <P20OC> in open drain control register1 (ODMCR1).

① TPG00

TPG00 is output by clearing  $\langle P20 \rangle$  of the port 2 data register (P2) to "0", then setting  $\langle TPG00E \rangle$  of the port 2 mode register (P2MR) to "1".

② TP0

The data written to <TPOD> in the TP data register (TPDR) can be output in sync with the rising or falling edge of TPG01 or TPG03 in the TPG0 output.

When P20 is used as used as an to TP0, setting  $\langle TP0E \rangle$  of P2MR to "1" and set the output trigger to TPG01 or TPG03 by setting  $\langle VASEL0 \rangle$  of the TP control register (TPCR), then select the edge using  $\langle TPE0 \rangle$ .

#### (2) P21 (TPG01/TP1)

P21 used as an TPG01 of timng pulse generator 0 (TPG0) output, and also timing pulse output (TP1). When P21 is used as TPG01 or TP1, setting <P21C> in port 2 controlregister (P2CR) to "1" to select output mode.

The output circuit of P21 can be selected either push-pull output or N-channel open drain output by setting <P21OC> in open drain control register1 (ODMCR1).

#### ① TPG01

TPG01 is output by clearing <P21> of the port 2 data register (port 2) to "0", then setting <TPG01E> of the port 2 port mode register (P2MR) to "1".

② TP1

The data written to <TP1D> in the TP data register (TPDR) can be output in sync with the rising or falling edge of TPG01 or TPG03 in the TPG0 output.

When P21 used as TP1, setting <TP1E> of P2MR to "1" and set the output trigger to TPG01 or TPG03 by setting <VASEL1> of the TP control register (TPCR), then select the edge using <TPE1>.

MCU90-552

# 9097249 0043819 161 📰




Fig 3.21.4 Port 2 (P20 and P21) Block Diagram

### (3) P22 (CR/VTP3)

P22 used as color rotary output (CR), and also timng pulse (VTP3). When P22 is used as CR or VTP3, setting <P22C> in port 2 control register (P2CR) to "1" to select output mode.

The output circuit of P22 can be selected either push-pull outputor N-channel open drain output by setting <P22OC> in open drain control register1 (ODMCR1).


### CR

The CR is output by clearing <P22> of the port 2 data register(P2) to "0", then setting <CRMOD> of head amp control register (HACR) to "1".

#### ② VTP3

The data written to <VTP3D> of the TP data register (TPDR) can be output in sync with the rising or falling edge of TPG03 in the timing pulse generator 0 (TPG0) output.

When P22 is used as VTP3, setting <VTP3E> of the port 3 mode register (P3MR) to "1", then set <VTPE34> of HACR to select the rising or falling edge of TPG03.



### (4) P23 (HA/VTP4)

P23 used as an head amp output (HA), and also timing pulse output (VTP4). When P23 is used as HA or VTP4, setting <P23C> in port 2 control register (P2CR) to "1" to select output mode.

The output circuit of P23 can be selected either push-pull outputor N-channel open drain output by setting <P23OC> in open drain control register1 (ODMCR1).


HA

The HA is output by clearing  $\langle P23 \rangle$  of the port 2 data register (P2) to "0", then setting  $\langle CRMOD \rangle$  of head amp control register (HACR) to "1".


② VTP4

The data written to <VTP4D> of the port P7 data register (port 7) can be output in sync with the rising or falling edge of TPG03 in the timing pulse generator 0 (TPG0) output.

When P23 is used as VTP4, setting <VTP4E> of the port 3 mode register (P3MR) to "1", then set <VTPE34> of HACR to select the rising or falling edge of TPG03.



#### Fig 3.21.5 Port2 (P22 and P23) Block Diagram



## (5) P24 (TP2/TI3)

P24 used as an timng pulse output (TP2) and also event counter input (TI3).

When P24 is used as TI3 or TP2, setting <P24C> in port 2 control register (P2CR) to "1" to select output mode.

The output circuit of P24 can be selected either push-pull output orN-channel open drain output by setting <P20OC> in open drain control register1 (ODMCR1).

### ① TP2

The data written to <TP2D> of the TP data register (TPDR) can be output in sync with the rising or falling edge of TPG01 or TPG03 in TPG0 output.

When P24 is used as TP2, setting  $\langle TP2E \rangle$  of the port 2 mode register (P2MR) to "1", then set  $\langle VASEL2 \rangle$  of the TP control register (TPCR) to select TPG01 or TPG03 as the output trigger, then set  $\langle TPE2 \rangle$  to select the edge.

### ② TI3

This is the event count input for timer counter 3 (TC3).




Fig 3.21.6 Port2 (P24) Block Diagram

MCU90-555 9097249 0043822 756

## (6) P25 (SCLK0)

P25 used as an serial clock input/output (SCLK0) of serial channel (SIO0).

When P25 is used as serial clock output, setting <P25C> in port 2 control register (P2CR) to "1" to select output mode. The output circuit of P25 can be selected either push-pull output or N-channel open drain output by setting <P25OC> in open drain control register 1 (ODMCR1).




Fig 3.21.7 Port 2 (P25) Block Diagram

(7) P26 (TXD0)

P26 also used as an serial data output (TXD0) of serial chanel (SIO0).

When P26 is used as serial data output, setting < P26C> in port 2 control register (P2CR) to "1" to select output mode, and setting < TXD0E> of port 2 mode register (P2MR) to "1".




Fig 3.21.8 Port 2 (P26) Block Diagram

■ 9097249 0043823 692 I

## (8) P27 (RXD0)

P27 also used as an serial data output (RXD0) of serial chanel (SIO0).

When P27 is used as serial data input, clearing < P27C > in port 2 control register (P2CR) to "0" to select input mode, and set <RXD0E > of port 2 mode register (P2MR) to "1".




Fig 3.21.9 Port 2 (P27) Block Diagram

P2	7	6	5	4	3	2	1	0				
(FFC4H)	P27	P26	P25		-	- P22	P21	P20	(Reset Value	0000 0000)	(R/W)	
Port 2 Cor	ntrol Reg	ister										
P2CR	7	6	5	4	3	2	1	0				
(F780H)	P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C	(Reset Value	0000 0000)		
	P27C to P20	c	Port2 Inp	out/Ou	tput cor	itrol (pe	r bit)	1	: Input : Output			(R/W)
Port 2 Mo	de Regis	ter								- <del>7</del> 2 -		· · ·
P2MR	7	6	5	4	3	2	1	0				
(F781H)	RXDOE	TXD0E	SCLK0E	TP2E	TP1E	TPOE	TPG01E	TPG00E	(Reset Value	0000 0000)		
	RXDOE		RXD0 inj	out ena	hle/disal	hle		0:				
								1:				
	TXDOE		TXD0 ou	tput er	able/dis	able		0:				
										····	·····	
	SCLKO	E	SCLK0 I/	) enabl	e/disabl	e						
	TP2E		TP2 outp		bladdicab			0:	Disabled			
	IPZC		12 004	utena	ole/olsac	Je		1 :	Enabled			(0.040)
	TP1E		TP1 outp	out ena	ble/disat	he		+	Disabled			(R/W)
		····- <u>-</u> -							Enabled			
	TPOE		TP0 outp	out ena	ble/disat	ole		0:				
							• •	1 :	Enabled Disabled	···· , ······		
	TPG01	E	TPG01 o	utput e	nable/di	sable		1 1 :				
		_							Disabled			
	TPG00	Ε	TPG00 o	utput e	nable/di	sable		1 :				1

## MCU90-557

9097249 0043824 529 📟

Port 3 Mode Register

P3MF (F783

1R	7	6	5	4	3	2	1	0			
33H)	VTP4E	VTP3E	CAPFRD	CAPFR	TPG12E	ТРЗЕ	TO3E	CTLCFG	(Reset Value	0000 0000)	
	VTP4E		VTP4 out	tput en	able/disa	ble		0:	Disable Enable		
	VTP3E	1	VTP3 out	tput en:	able/disa	ble		0:	Disable Enable		R/W

Δ

### **TP Control Register**

c

E

TPCR 7

(FFDAH)

	0		4		Z	1	0		•	
ТРЗЕ	VASEL3	TPE2	VASELZ	TPE1	VASEL1	TPEO	VASELO	(Reset Value	0000 0000)	
TPE2		TP2 (P24	l) Trigge	r Edge S	election			Rising Edge Falling Edge		
VASEL	2	TP2 (P24	l) Trigge	r Selecti	on			TPG03 TPG01		
TPE1	:	TP2 (P21	) Trigge	r Edge S	election			Rising Edge Falling Edge		
VASEL	1	TP2 (P21	) Trigge	r Selecti	on		1	TPG03 TPG01		R/W
TPEO		TP0 (P20	I) Trigge	r Edge S	election			Rising Edge Falling Edge		
VASEL	0	TP0 (P20	) Triggei	r Selecti	on		0:	TPG03 TPG01		

#### **TP Data Register**

7

6

TPDR

5 4 3 2 0

(FFDBH) VTP3D VTP2D VTP1D VTP0D

Т ٦ T030

	VTP3D	VTP2D	VTP1D	VTP0D	TP3D	TP2D	TP1D	TPOD	(Reset Value	0000 0000)	
	VTP3D		VTP3 (P2	2) Data	Registe	r					•
,	TP2D		TP2 (P24	) Data R	egister						
,	TP1D		TP1 (P21	) Data R	egister						vv
	TP0D		TP0 (P20	) Data R	egister						

### P7 Data Register

P7	7	6	5	4	3	2	1	0		
(FFDBH)			VTP4D	P74	P73	P72	P71	P70	] (Reset Value ★★00 0000)	
	VTP4D		VTP4 (P2	3) Data	Register	r				R/W

### Head Amp Control Register

HACR (F794H)

	7	6	5	4	3	2	1	0				
)	CRMOD	~0″	VTPE34	DFFP01	DFFP00	COMP SEL	CRPO	HAPO	(Reset Value	0000 0000)		
	CRMOD	<b>)</b>	CR (P22)	output,	HA (P2	3) outpu	t,	0:	Disable			]
			COMPIN	(P43) in	iput ena	ble/disa	ble	1:	Enable		R/W	
	VTPE34	_	VTP3 (P2	2) / VTP	4 (P23)			0:	Rising Edge			
	VIPE34	·	Trigger I	Edge Sel	ection			1 :	Falling Edge			

Note : Please ensure that "0" is always written in the 6 bit of the Head Amp Control Register (HACR).

**Open Drain Mode Control Register 1** 

6

5

,

4

3

7

ODMCR1 (F789H

.

2 1 0

9H)			P23OC	P22OC	P210C	P20OC	(Reset Value 0000 0000)	
	P240C	P24 Open Drain	Control				· · · · · · · · · · · · · · · · · · ·	
	P23OC	P23 Open Drain	Control			]	Push-pull Output	
	P22OC	P22 Open Drain	Control					R/W
	P210C	P21 Open Drain	Control			] '`	Open Drain Output	
	P20OC	P20 Open Drain	Control			].		

## MCU90-558

9097249 0043825 465 🔳

## 3.21.4 Port 3 (P37 to P30)

Port 3 is an 8-bit general-purpose I/O port which can specify input/Output in bit unit. The control register (P3CR) is used to set input/output.

Reset operations clear P3 port data register (P3) and P3 port control register (P3CR) to "0" and initialized to the input mode.

### (1) P30 (AMPOUT)

P30 also used as the servo amp output (AMPOUT).

AMPOUT can be used to output the CTL amp reproduction amplifier output (the CTLOUT signal), the CFG amplifier CFGA amplifier output (the CFGA signal), or the CFGB amplifier output (the CFGB signal) by setting <AOUTS1 and AOUTS0> of the servo amplifier control register (SACR3).

When P30 is used as an AMPOUT, set < P30C> of the port 3 control register (P3CR) to "1" to select output mode, then write "0" to < P30> of the port 3 data register (P3).

AMPOUT is output by setting <CTLCFGE> of the port 3 mode register (P3MR) to "1".

By setting <P30C> to input mode, P30 can be used to input an externally shaped CTL (CTLIN) signal. CTLIN is input to the capture input control circuit (CAPIN) and allows capture 0 (CAP0) to measure the frequency periodically.




Fig 3.21.10 Port 3 (P30) Block Diagram

(2) P31 (DFGPG)

P31 also used as the head cylinder speed and phase signal (DFGPG) input. When P31 is used as an DFGPG input, clearing <P31C> of the port 3 control register (P3CR) to "0" to select input mode.

(3) P32 (RMTIN)

P32 also used as the remote control signal (RMTIN) input.


When P32 is used as an RMTIN input, clearing < P32C> of the port 3 control register (P3CR) to "0" to select input mode.

(4) P33 (ACCK)

P33 also used as the AC clock (ACCK) input.

When P33 is used as an ACCK input, clearing < P33C> of the port 3 control register (P3CR) to "0" to select input mode.

MCU90-559



### (5) P34 (TC0/EXT)

P34 used as the event count input (TI0) for timer counter 0 (TCO), and also the external trigger input (EXT) for capture 0 (CAP0).

When P34 is used as TIO input or EXT input, clearing <P34C> of the port 3 control register (P3CR) to "0" to select input mode.




Fig 3.21.11 Port 3 (P31, P32, P33 and P34) Block Diagram

#### (6) P35 (TI2/TO3)

P35 used as the event count input (TI2) of timer counter 2 (TC2), and also the timer flip-flop output (T03) of timer counter 3 (TC3).

When P35 is used as T12, clear <P35C> of the port 3 control register (P3CR) to "0" to select input mode. When (P35 is used as TO3 output, write "0" to <P35> of the port P3 data register (P3), then set <P35C> of P3CR to "1" to select output mode. TO3 is output by setting <T03E> of the port 3 mode register (P3MR) to "1".




Fig 3.21.12 Port 3 (P35) Block Diagram

MCU90-560 9097249 0043827 238

### (7) P36 (TPG12/TP3)

P36 also used as the TPG12 of timing pulse generator 1 (TPG1) output, and also timing pulse output (TP3).

When used as TPG12 or TP3 set <P36C> of the port 3 control register (P3CR) to "1" to select output mode.


① TPG12


TPG12 is output by clearing < P36> of the port 3 data register (port 3) to "0", then setting < TPG12E> of the port 3 mode register (P3MR) to "1".

② TP3

The data written to <TP3D> of the TP data register (TPDR) can be output in sync with the rising or falling edge of TPG01 or TPG03 in the TPG0 output.

When P36 is used as TP3 output, setting <TP3E> of P3MR to "1", and set the output trigger to TPG01 or TPG03 by setting <VASEL3> of the TP control register (TPCR), then select the edge using <TPE3>.





MCU90-561 9097249 0043828 174 🎟


#### (8) P37 (CAPFR)


P37 also used as the capstan motor direction control pulse output (CAPFR).

The data in <CAPFRD> of the port 3 mode register (P3MR) can be output in sync with the rising or falling edge of the 12-bit pulse width modulation output 0 (PWM0). By assigning PWM0 output to the DC conversion output of the speed/phase error for the capstan servo system, the capstan motor direction can be controlled by the CAPFR output.

When P37 is used as CAPFR, set < P37C> of the port 3 control register (P3CR) to "1" to select output mode, then set < CAPFR> of P3MR to "1". The PWM0 edge select by setting < CFRTRGS> of the PWM control register (PWMCR).

The output circuit can be set to push-pull output or N-channel open drain output by setting <P37OC> in the open drain control register 1 (ODMCR1).





Port 3 Dat	a Registe	r							-			
P3	7	6	5	4	3	2	1	0				
(FFC5H)	P37	P36	P35	P34	P33	P32	P31	P30	(Reset Value	0000 0000)	(R/W)	
Port 3 Cor	itrol Regi	ster										
P3CR	7	6	5	4	3	2	1	0				
(F782H)	P37C	P36C	P35C	P34C	P33C	P32C	P31C	P30C	(Reset Value	0000 0000)		
	P37C	-	Port 3	nput/Ou	utput coi	ntrol (pe	er bit)		: Input			(R/W)

MCU90-562

■ 9097249 0043829 000 **■** 

### TMP90CR74A

# TOSHIBA

### Port 3 Mode Register

P3MR (F783H)

7 6	5	4	3	2	1	0				
VTP4E VTP	3E CAPFRD	CAPFR	TPG12E	ТРЗЕ	TO3E	CTLC FGE	(Reset Value	0000 0000)		
CAPFRD	CAPFR (P	37)							 ·	
	Data Reg	ister								
CAPFR	CAPFR (P3	27) outr	ut en el	addies	ماھ	0 :	Disabled			1
					JIE	1 :	Enabled			
TPG12E	TPG12 (P3	R6) outr	uit en af	le/dicat	ماد	0:	Disabled			1
		, og da d				1 :	Enabled			
ТРЗЕ	TP3 (P36)	outout	enable	dicable		0 :	Disabled			R/W
	11.5 (1.50)		enable/			1:	Enabled			
TO3E	T03 (P35)	output	enable	dicable		0:	Disabled			1
	105 (1 55)	output	enable			1:	Enabled			
CTLCFGE	AMPOUT	(P30) o	utoute	nablo(di	cable	0 :	Disabled			1
		0.000			sable	1 :	Enabled			

### Servo Amp Control Register 3

SACR3	7 6	<b>5 4 3 2 1 0</b>	
(FFF3H)	IDIRS SWPTE	8 SWPTA AOUTS1 AOUTS0 CFGBS CFGAS SWSHT (Reset Value 0000 0000)	
	AOUTS1 AOUTS0	AMPOUT (P30) Output Source Select00 : CTLOUT Output (from CTL amplifier) 01 : CFGA Output (from CFG amplifier) 10 : CFGB Output (from CFG amplifier) 11 : Don't Use	R/W
PWM Cont	trol Register		
PWMCR (F793H)	7 6		
	I		
	CFRTRGS	CAPFR (P37) 0 : Rising Edge	R/W
		Trigger Edge Selection 1 : Falling Edge	
TP Control	Register		
TPCR	76	<u>5 4 3 2 1 0</u>	
(FFDAH)	TPE3 VASEL	L3 TPE2 VASEL2 TPE1 VASEL1 TPE0 VASEL0 (Reset Value 0000 0000)	
	TPE3	TP3 (P36) 0 : Rising Edge	
	125	Trigger Edge Selection 1 : Falling Edge	
		TP3 (P36) 0 : TPG03	-   R/W
	VASEL3	Trigger Selection 1 : TPG01	
TP Data Re	egister		
TPDR	7 6	5 4 3 2 1 0	
(FFDBH)		D VTP1D VTP0D TP3D TP2D TP1D TP0D (Reset Value 0000 0000)	
	[	TP3 (P36)	
	TP3D	Data Register	R/W
_	L		
Open Drai	in Mode Contr	rol Register 1	
ODMCR1	7 6	5 4 3 2 1 0	
(F789H)	PWM 10C PWM0	000 P370C P240C P230C P220C P210C P200C (Reset Value 0000 0000)	
	P370C	0 : Push-pull Output	
	1°3/0C	P37 Open Drain Control 1 : Open Drain Output	R/W

MCU90-563

1 : Open Drain Output

9097249 0043830 822 🔳

--- .


## 3.21.5 Port 4 (P47 to P40)


Port 4 is an 8-bit general-purpose I/O port in which each bit can be set independently for input or output using the port 4 control register (P4CR). The port 4 data register (port 4) and port 4 control register (P4CR) are initialized to "0" and set to input mode on a reset.

### (1) P40 (DOTXI) and P41 (DOTXO)

1

P40 and P41 also used as the dot clock oscillator connection pins (DOTXI) and (DOTXO) for the onscreen display circuit (OSD). When P40 and P41 are used as DOTXI and DOTXO, set <DOTXE> of the port 4 mode register (P4MR) to "1".





MCU90-564 9097249 0043831 769 |

### (2) P42 (BLK/TXD1)

P42 also used as the on-screen display (OSD) output blanking signal (BLK) and the serial channel (SIO1) serial data output (TXD1).


When used as BLK or TXD1, set < P42C> of the port 4 control register (P4CR) to "1" to select output mode.


1 BLK

The BLK is output by, writing "0" to <P42> of the port 4 data register (port 4), then clearing <TXD1E> of the port 4 mode register (P4MR) to "0", then setting <BLKE> of the P4MR to "1".

② TXD1

To output TXD1, set <TXD1E> of the P4MR to "1".





#### (3) P43 (COMPIN)

P43 also used as COMPIN for inputting the signal that results from comparing the SP/EP head FM signals after envelope detection.

When P43 is used as COMPIN, clear < P43C> of the port 4 control register (P4CR) to "0" to select input mode, then set < CRMOD> of the head amp control register (HACR) to "1".




Fig 3.21.17 Port 4 (P43) Block Diagram

MCU90-565

I 9097249 0043832 6T5 🖿

### (4) P44 (HDIN)

P44 also used as the horizontal sync signal input (HDIN).

When P44 is used as HDIN, clear <P44C> of the port 4 control register (P4CR) to "0" to select input mode.





Fig 3.21.18 Port 4 (P44) Block Diagram

### (5) P45 (B/RXD1)

P45 also used as the on-screen display (OSD) component video signal (B) output, and also the serial channel (SIO1) serial data input (RXD1).

When P45 is used as B output, set <P45C> of the port 4 control register (P4CR) to "1" to select output mode. The B is output by writing "0" to <P45> of the port 4 data register (port 4), then setting <RGBE> of the port P4 mode register (P4MR) to "1".

When P45 is used as RXD1, clear <P45C> of the P4CR to "0" to select input mode, then set <RXD1E> of the P4MR to "1".



#### Fig 3.21.19 Port 4 (P45) Block Diagram

## (6) P46 (G/SC) and P47 (R/SY)

P46 and P47 also used as the outputs for the component video signals (G and R) for the on-screen display, and the separate color and brightness signals (SC and SY) for the on-screen display.

When P46 is used as G and R, set <P46C, P47C> of the port 4 control register (P4CR) to "1" to select output mode, then write "0" to <P46, P47> of the port 4 data register (port 4). The G and R is output by clearing the <S/N> of the PV control register (PVCR) to "0", then setting <RGBE> of the port 4 mode register (P4MR) to "1".

When P46 is used as SC and SY output, clear < P46C, P47C> of the P4CR to "0", then set < S/N> of the PVCR to "1" to output SC, SY.





Fig 3.21.20 Port 4 (P46, P47) Block Diagram



Port 4 Data Register

P4	7		5	5	4	3	2	1	0				
(FFC6H)	P47	P4	16	P45	P44	P43	P42	P41	P40	(Reset Value	0000 0000)	(R/W)	
Port 4 Con	trol Re	gister											
P4CR	7	e	5	5	4	3	2	1	0	_			
(F784H)	P47C	P4	6C	P45C	P44C	P43C	P42C	P41C	P40C	(Reset Value	0000 0000)		
	P47C	•		ant (1 )	+/D	++			0	: Input			DA
	to P4	0C	٢	ort 4 li	ipuvou	i i put co	ntrol (pe		1	: Output			R/V

Port 4 Mode Register

P4MR	7	6	5	4	3	2	1	0			
(F785H)	AFFMIX	SCLK1E	RXD1E	SWPE	BLKE	TXD1E	RGBE	DOTXE	(Reset Value	0000 0000)	
	RXD1E			IS\ incut	topable	e/disable		0:	Disabled		
	KADIE		KADI (P	inpu	cenable	Juisable		1:	Enabled		
	BLKE		BLK (P42	) output	tonable	dicable		0:	Disabled		
	DERE		DLN (F42	Jourpai	enable	Juisable		1 :	Enabled		
	TXD1E				utopab	lo/dicabl		0 :	Disabled		R/W
			TXD1 (P42) output enable/disable						Enabled		N/ VV
	RGBE		R (P47), (	3 (P46), I	B (P45)	output		0:	Disabled		
	NODE		enable/d	isable				1 :	Enabled		
	DOTXE		DOTXI a	nd DOT)	(O (P40	/P41) osci	llation	0:	Disabled		
	DOINE		enable/d	isable				1 :	Enabled		

Head Amp Control Register

HACR (F794H)

	7	6	5	4	3	2	1	D					
1)	CRMOD	"0"	VTPE34	DFFP01	DFFP00	COMP SEL	CRP0	HAP0	(Reset Value	0000 0000)			
CRMOD	CR (P22) output, HA (I					t,	0	: Disabled			R/W		
	,	COMPIN (P43) input enable/disable						1 : Enabled					

Note : Always write "0" in bit 6 of the Head Amp control register (HACR).

## PV Control Register 1

PVCR
I VCIC
(F799H)
(1) 2211)

	7	6	5	4	3	2	1	0								
H)	XOON	\$/N	"0"	MIXOFF	PVSEL3	PVSEL2	PVSEL1	PVSELO	(Reset Value	0000 0000)						
	CAL		SC (P46)	), SY (P47	') outpu	t		0	Disabled		R/W					
	S/N		enable/disable					1	Enabled			IV VV				

Note : Always write "0" in bit 5 of the PV control register (PVCR).

MCU90-568

9097249 0043835 304 🖿

#### 3.21.6 Port 5 (P57 to P50)

Port 5 is an 8-bit general-purpose I/O port which can specify input/Output in bit unit. The control register (P5CR) is used to set input/output.

Reset operations clear P5 port data register (P5) and P5 port control register (P5CR) to "0" and initialized to the input mode.

#### (1) P50 (INT0) and P51 (INT1)

P50 and P51 also used as the external interrupt inputs (INT0 and INT1).

When P50 is used as INT0 and INT1 clear <P50C, P51C> of the port 5 mode control register (P5CR) to "0" to select input mode. <INTE0, INTE1> of the port 5 mode register (P5MR) select the rising or falling edge of INT0 and INT1.




Fig 3.21.21 Port 5 (P51 and P50) Block Diagram

(2) P52 (SDA0/RXD2/VTP0)

P52 also used as the serial bus interface (SBI) I2C bus mode serial bus data I/O (SDA0), the SIO mode serial data input (RXD2), and pulse output VTP0.

When P52 is used as SDA0 I/O and VTP0, set <P52C> of the port 5 control register (P5CR) to "1" to select output mode.

When P52 is used as RXD2, clear <P52C> of the P5CR to "0" to select input mode.

The output circuit format can be set to push-pull output or N-channel open drain output by <P52OC> in the open drain control register 2 (ODMCR2).

#### 1 SDA0

Write "1" to <P52> of the port 5 data register (port 5), then set <P52OC> of the ODMCR2 to "1" for open drain output.

- ② RXD2
- ③ VTP0

The data written to <VTP0D> of the TP data register (TPDR) can be output in sync with the rising or falling edge of TPG03 in the timing pulse generator 0 (TPG0) output.

When P52 is used as VTP0, set <VTP0E> of the port 5 mode register (P5MR) to "1", then set <VTPE0> of the P5MR for TPG03 edge selection.

MCU90-569 9097249 0043836 240

#### (3) P53 (SCL0 / SCLK2 / VTP1)

P53 also used as the serial bus interface (SBI) I2C bus mode serial clock I/O (SCL0), or the SIO mode serial clock I/O (SCLK2), and also pulse output VTP1.

When P53 is used as SCL0 I/O, SCLK2 output, and VTP1, set <P53C> of the port 5 control register (P5CR) to "1" to select output mode.

When P53 is used as SCLK2, clear < P53C> of the P5CR to "0" to select input mode.

The output circuit format can be set to push-pull output or N-channel open drain output by <P53OC> in the open drain control register 2 (ODMCR2).

① SCLO

Write "1" to <P53> of the port 5 data register (port 5), then set <P53OC> of the ODMCR2 to "1" for open drain output.

- © SCLK2
- ③ VTP1

The data written to <VTP1D> of the TP data register (TPDR) can be output in sync with the rising or falling edge of output TPG03 in the timing pulse generator 0 (TPG0).

When P53 is used as VTP1, set <VTP1E> of the port 5 mode register (P5MR) to "1", then set <VTPE1> of the P5MR for TPG03 edge selection.




Fig 3.21.22 Port 5 (P52 and P53) Block Diagram

MCU90-570

🛚 9097249 0043837 187 📰

#### (4) P54 (TXD2/VTP2)

P54 also used as the serial bus interface (SBI) SIO mode serial data output (TXD2) and also pulse output VTP2.

When P54 is used as TXD2 and VTP2, set < P54C > of the P5CR to "1" to select output mode.

- TXD2
  - Write "1" to <P54> of the port 5 data register (P5).
- ② VTP2

The data written to <VTP2D> of the TP data register (TPDR) can be output in sync with the rising or falling edge of TPG03 in the timing pulse generator 0 (TPG0) output.

When P54 is used as VTP2, set <VTP2E> of the port 5 mode register (P5MR) to "1", then setting <VTPE2> of the P5MR for TPG03 edge selection.





Fig 3.21.23 Port 5 (P54) Block Diagram



#### (5) P55 (SDA1), and P56 (SCL1)

P55 also used as the serial bus interface (SBI) I2C bus mode serial bus data I/O (SDA1), and also P56 functions as the I2C bus mode serial clock I/O (SCL1).

When P55 and P56 are used as SDA1 I/O and SCL1 I/O, write "1" to <P55> and <P56> of the port 5 data register (port 5), then set <P55C, P56C> of the port 5 control register (P5CR) to "1" to select output mode. Also set <P55OC, P56OC> of the open drain control register 2 (ODMCR2) to "1" to select open drain output.





Fig 3.21.22 Port 5 (P55 and P56) Block Diagram


#### (6) P57 (SCLK1)

P57 also used as the serial channel (SIO1) serial clock I/O (SCLK1).

When P57 is used as serial clock output, set < P57C> of the port 5 control register (P5CR) to "1" to select output mode, then set < SCLK1E> of the port 4 mode register (P4MR) to "1".

When P57 is used as serial clock input, clear < P57C> of the P5CR to "0" to select input mode.





D			
Port 5 Dat	ta Register 7 6	5 4 2 3 4 0	
- 5 (FFC7H)	P57 P56	5 4 3 2 1 0 P55 P54 P53 P52 P51 P50 (Reset Value 0000 000	
		: P55 : P54 : P53 : P52 : P51 : P50 (Reset Value 0000 000	30) (R/W)
	ntrol Register		
95CR F786H)	7 6	5 4 3 2 1 0	
700117	P\$7C P56C	C : P55C : P54C : P53C : P52C : P51C : P50C (Reset Value 0000 000	(00
	P57C	Port 5 Input /Output control (per bit)	Basi
	to P50C	1 : Output	R/W
ort 5 Mo	de Register		
5MR	7 6	5 4 3 2 1 0	
F787H)	VTPE2 VTPE	1 VTPEO VTP2E VTP1E VTP0E INTE1 INTE0 (Reset Value 0000 000	00)
		VTP2 (P54) 0 : Rising	
	VTPE2	Trigger Edge Selection 1 : Falling	
		VTP1 (P53) 0 : Rising	
	VTPE1	Trigger Edge Selection 1 : Falling	ĺ
		VTP0 (P52) 0 : Rising	
	VTPE0	Trigger Edge Selection 1 : Falling	
		0 · Disabled	
	VTP2E	VTP2 output enable/disable 1 : Enabled	
	UTDAT	0 : Disabled	R/W
	VTP1E	VTP1 output enable/disable 1 : Enabled	
	VTDOF	0 : Disabled	
	VTPOE	VTP0 output enable/disable 1 : Enabled	
	INTE1	INT1 (P51) Interrupt Edge Selection 0 : Rising	
		1 : Falling	
	INTEO	INT2 (P50) Interrupt Edge Selection 0 : Rising	
		1 : Falling	
ort 4 Mc	ode Register		
P4MR	76	5 4 3 2 1 0	
F785H)	AFFMIX SCLK	1E RXD1E SWPE BLKE TXD1E RGBE DOTXE (Reset Value 0000 00	00)
		0 : Disabled	·····
	SCLK1E	SCLK1 (P57) output enable/disable 1 : Enabled	R/W
	Pagistar		
TP Data I TPDR	7 6	5 4 3 2 1 0	
(FFDBH)			
	VIF3D 172		
	VTP2D	VTP2 (P54)	
		Data Register	
	VTP1D	VTP1 (P53)	R/W
		Data Register	
	VTPOD	VTP0 (P52)	
	L	Data Register	

MCU90-573

🔳 9097249 0043840 771 🔳

#### Open Drain Mode Control Register 2


ODMCR2 (F78AH)	7	6	5	4 9740C	3 P56OC	2 PSSOC	1 P53OC	0 P52OC	(Reset Value ***0 0000)	
	P56OC	<u></u>								
	P55OC		Open di	rain cont	rol of P5	6/P55/P	53/P52	0:	Push-pull output	
	P53OC		output					1 :	Open drain output	R/W
	P52OC									

MCU90-574

🖬 9097249 0043841 608 🛲

#### 3.21.7 Port 6 (P67 to P60)

Port 6 is an 8-bit general-purpose input port and also functions as the 8-bit A/D conversion (A/D) input pins (AIN0 to AIN7). The port 6 data register (port 6) is not initialized on a reset.





Port 6 Data Register														
P6	7	6		5	4		3	2	1		0			
(FFC8H)	P67	P6	6	P65	P64	p	63	P62	PE	1	P60	(Reset Value	**** ****)	Read only

### MCU90-575 9097249 0043842 544 🖿

#### 3.21.8 Port 7 (P74 to P70)


Port 7 is an 5-bit general-purpose I/O port.P70 and P71 are input ports, and P72 and P73 can specify input/Output in bit unit. P74 is output port. The control register (P7CR) is used to set input/output. Reset operations clear except for P70 and P71, P7 port data register (P1) and P1 port control register (P1CR) to "0" and initialized to the input mode.


#### (1) P70 (AIN8) and P71 (AIN9)

P70 and P71 also used as an 8-bit A/D converter (A/D) input pin (AIN8 and AIN9). <P70 and P71> in Port 7 control register are not initialized by resetting operation. See Figure 3.21.6, "port 6 (P60 to P67) and port 7 (P70 and P71) block diagram" for details of the block diagram of P70 and P71.

#### (2) P72 (XTIN) and P73 (XTOUT)

P72 and P73 also used as low-frequency oscillator connection pin (XTIN and XTOUT). When P72 and P73 are used as XTIN and XTOUT, set <XTEN> in system control register 1 (SYSCR1) to "1" to stat ocillation.





MCU90-576 9097249 0043843 480 🖿

#### (3) P74 (PWM2/PWM3)

P74 used as an 8-bit pulse width moduration output(PWM2) and also 14-bit pulse width moduration output (PWM3).

When used as PWM2 and PWM3, set <P74M > Port 7 control register (P7CR) to "1".

PWM2 and PWM3 are output by setting <PWM2RUN and PWM3RUN) in the timer start control register (TRUN) to "1".

Selection of PWM2 or PWM3 can be set to <PWMSEL> in the PWM control register (PWMCR). And the polarity of PWM output inverte by setting <PWMP02> in PWMCR.

The output circuit format can be set to push-pull output or N-channel open drain outputby setting <P74OC> in open drain control register2 (ODMCR2).





Fig. 3.21.28 Port 7 (P74) Block Diagram



Port 7 Data Register

P7	7	6	5	4	3	2	1	0			
(FFC9H)			VTP4D	P74	₽73	P72	P71	P70	(Reset Value	**00 00**)	(R/W)
			d P70 are	e read o	nly.				-		

#### Port 7 Control Register

P7CR	76	5	4	3	2	1	0		
(F788H)		P74M	P74C	P73C	P72C			(Reset Value **00 00**)	-
	D7484	PWM2/P	WM3 (P	74) outp	out		0 :	: Disabled	
	P74M	enable/d	isable				1 :	Enabled	R/W
	P74C	D7444 D	221/0	manal (m			0 :	: Input mode	
	to P72C	P74 to P72 I/O control (per bit)						: Output mode	

#### **PWM Control Register**

---

PWMCR (F793H)

R	/ 6	5 4		2	1	0				•
)	PWM MOL		PWM SEL	PWMP02	PWMP01	PWMP00	(Reset Value	*000 0000)		_
	PWMSEL		74) Colo			0 :	PWM2			
	PVVIVISEL	PWM output (P	74) Sele	cuon		1 :	PWM3		R/W	
	0404000	PWM2/PWM3	(P74)			0	Positive (+)		14.44	
	PWMPO2	Output Polarity	/ Switch			1 :	Inverted			

#### Timer Start Control Register 7

TRUN (F7

793H)	PWI
551.17	D D I I

7	6	5	4	3	2	1	0			
PWM3 RUN	T3RUN	PWM1 RUN	PWM0 RUN	PWM2 RUN	T2RUN	T1RUN	TORUN	(Reset Value	0000 0000)	
0.4/842	DUIN		tart/ctar				0	: Stop		
PWM3	KUN	PWM3 st	tartistor	,			1	: Start		R/W
-		D14(0.42)					0	: Stop		NV VV
PWMZ	KUN	PWM2 st	cart/stop	)			1	: Start		

#### **Open Drain Mode Control Register 2**

ODMCR2	7	6	5	4	3	2	1	0		
(F78AH)				P740C	P56OC	P55OC	P53OC	P52OC	(Reset Value ***0 0000)	
	P74OC	·	P74 ope	n drain d	ontrol			0	: Push-pull output	R/W

MCU90-578

### 🔳 9097249 0043845 253 📕

### 🎟 9097249 0043846 l9T 🛤


MCU90-579


# TOSHIBA

#### TMP90CR74A

### 3.21.9 Port 8 (P81 to P80)

Port 8 is a 2-bit general-purpose output port. The port 8 data register (P8) is reset to "0" on a reset.





Port 8 Data Register P8 7 6 5 4 3 2 1 0 (FFB4H) P81 P80 (Reset Value **** **00)

#### 3.21.10 Special Function PORT

- (1) Pulse width modulation output (PWM0 and PWM1) This port is dedicated to 12-bit PWM (PWM0 and PWM1) output. See 3.11.1, "12-bit PWM (PWM0 and PWM1)" for details.
- (2) Head switching signal output (VASWP)

The timing pulse generator 0 (TPG0) output, TPG03, can be used as the cylinder head switching signal (DFF), which can be output from the VASWP pin. See 3.13, "Head Amp/Color Rotary Control Circuit" for details.

(3) OSD oscillator connection pins (XI/XO)

These are the main clock oscillation circuit for the on-screen display (OSD) circuit and are used to connect an oscillator that provides a frequency four times that of the fsc (color subcarrier frequency). Setting <XOON> of the PV control register (PVCR) to "1" enables the oscillation circuit.




Fig 3.21.30 Structure of OSD Oscillator Circuit (XI/XO)

PV Control Register


PVCR	7	6	5	4	3	2	1	0			
(F799H)	XOON	S/N	"0"	BLKMIX	HPMIX	PVSEL2	PVSEL1	PVSELO	(Reset Value	0000 0000)	
			OSD osc	illation (	XI/XO) a	and verti	cal	0	: Disabled		R/W
	XOON		sync inp	ut (VDIN	) enable	/disable		1	: Enabled		


Note: Always write "0" to bit 5 of the PV control register (PVCR).

### MCU90-580 9097249 0043847 026

#### (4) Vertical Sync Signal Input (VDIN)

This port is used only for the external input of the vertical sync signal of the on-screen display (OSD) circuit. Input is enabled by setting <XOON> of the PV control register (PVCR) to "1".





**PV Control Register** 

PVCR	7	6	5	4	3	2	1	0				
(F799H)			"0"	BLKMIX	HPMIX	PVSEL2	PVSEL1	<b>PVSELO</b>	(Reset Value	0000 0000)		
	XOON		OSD osc	illation (	XI/XO) a	and verti	cal	0	Disabled		·····	
			sync inp	ut (VDIN	) enable	e/disable		1	Enabled			R/W

Note: Always write "0" in bit 5 of the PV control register (PVCR).

#### (5) Composite Sync Signal Input (CSYN)

This is the input for the composite sync signal. The sync signal separation circuit (CSYNC) separates the vertical sync signal (V.SYNC) from the horizontal sync signal (H.SYNC).

CSYNC CSYNC (to CSYNC)

Fig 3.21.32 Structure of Composite Sync Signal Input (CSYNC)

MCU90-581

📕 9097249 0043848 T62 🎞

#### (6) Clock Output (CLK)

The base clock (high-frequency clock fc or low-frequency clock fs) can be output from CLK divided by 4 or divided by 2.

<CLKCK> of the interrupt control register (INTCR) selects the division ratio of CLK. <CLOE> of the INTCR enables and disables CLK output.

The CLK pin is pulled up to H level by a reset.




Fig 3.21.32 Structure of Clock Output (CLK)

Interrupt Control Register


INTCR (F78FF

R	7	6	5	4	3	2	1	0			
H)		• • • • • • • • • • • • • • • • • • • •	СГКСК	CLOE	INTT PGOE	INTT PG0S	T3ADS	TODIRS	(Initial value	**00 0000)	
			-					0	: fc/4 or fs/4		
	CLKCK		CLK outp	out freq	uency se	ection		1	: fc/2 or fs/2	······································	R/W
								0	: Enabled		
	CLOE		CLK outp	out enai	pie/disac	he		1	: Disabled		

# MCU90-582

#### 4. PINS OF INPUT / OUTPUT CIRCUIT

#### (1) Control pin



MCU90-583

I 9097249 0043850 610 🎟

•

CONTROL PIN	I/O	INPUT/OUTPUT CIRCUIT	REMARKS
PWM0 PWM1	Output	Open drain control > OVCC OVCC OVCC OVCC OVCC OVCC OVCC OV	Tri-start output Open drain output (Programmable)
xı xo	Input/ Output	4fsc Enable XO XI XI	OSD oscillator connecting pins Rf = 1.2 MΩ (Typ.)
ротхі ротхо	Input/ Output	Dot clock	Also used as oscillator connecting pins, P40 and P41 Rf = 1.2 MΩ (Typ.)
CSYNC	Input	Polarity switch	CSYNC input Schmit input
VDIN	Input	Input enable >	OSD VD input Schmit input
VASWP	Output		Head switch signal output Tri-state output

MCU90-584

🔳 9097249 0043851 557 🎟

#### (2) I/O port

CONTROL PIN	1/0	INPUT/OUTPUT CIRCUIT	REMARKS
P0 P1	Input/ Output		Tri-state I/O
	Input/ Output	Output enable >	Tri-state I/O P26, P30
P2	input/ Output	Output enable	Tri-state I/O Schmit input P25, P27 P31 to P36
P2 P3	Input/ Output	Open drain control	Tri-state I/O Open drain output (programmable) Schmit input P24
	Input/ Output	Open drain control > OVCC OVCC OVCC OVCC OVCC OVCC OVCC OV	Tri-state I/O Open drain output (programmable) P20 to P23 P37

MCU90-585


📟 9097249 0043852 4**93** 


CONTROL PIN	I/O	INPUT/OUTPUT CIRCUIT	REMARKS
	input <i>1</i> Output		Tri-state VO P40, P41
	Input/ Output	Output enable	Open drain output P42
Ρ4	Input/ Output	Output enable >	Tri-state I/O Schmit input P43, P44
	Input/ Output	Output enable	Open drain output Schmit input P45
	input/ Output	Output enable >	Tri-state VO P46, P47

MCU90-586


📟 9097249 0043853 32T 📰

CONTROL PIN	I/O	INPUT/OUTPUT CIRCUIT	REMARKS
	Input/ Output	Output enable >	Tri-state I/O Schmit input P50, P51, P54
Ρ5	Input/ Output	Open drain control > OVCC	Tri-state I/O Open drain output (Programmable) Schmit input P52, P53, P55, P56
	Input/ Output	Output enable	Open drain output Schmit input P57
Ρ6	Input	Analog channel selection > OVCC	





MCU90-588



### TOSHIBA

#### 5. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

 $(V_{SS} = 0 V)$ 

PARAMETER	SYMBOL	PINS (or note)	RATING	UNIT
Supply voltage	V _{cc}	DVCC1, DVCC2, AVCC1, AVCC2	- 0.5 to + 6.5	v
Input voltage	V _{IN}		- 0.5 to V _{CC} + 0.5	v
Output Voltage	VOUTI		- 0.5 to V _{CC} + 0.5	v
	Ιουτι	Analog Output pin (Source Current)	- 10	mA
Output Current (Der 1 nin)	lout2	Digital Output pin (Source Current)	- 3.2	mA
Output Current (Per 1 pin)	I _{OUT3}	Analog Output pin (Sink Current)	10	mA
	IOUT <b>4</b>	Digital Output pin (Sink Current)	3.2	mA
Output Current (Total)	ΣI _M	$\Sigma I_M = \Sigma I_{OUT1} + \Sigma I_{OUT2}$	- 50	mA
Output Current (Total)	Σlp	$\Sigma I_{P} = \Sigma I_{OUT3} + \Sigma I_{OUT4}$	100	mA
Power Dissipation (Ta = 70°C)	PD		700	mW
Soldering Temperature (time)	Tsid		260 (10 s)	°C
Storage Temperature	Tstg		- 65 to + 150	°C
Operating Temperature	Topr		- 20 to + 70	°C

RECOMMENDED OPERATING CONDITIONS (V_{SS} = 0 V, Topr = -20 to +70 °C)

--- .

PARAMETER		CONDITION SYMBO		Min.	Max.	UNIT
Supply voltage		NORMAL mode IDLE mode	) E mode		5.5	.,
		SLOW mode SLEEP mode	— V _{cc}	2.7	5.5	V
	Except of hysteresis input	Vcc≧4.5 V	V _{IH1}	V _{CC} × 0.70		
Input High Voltage	Hysteresis input pin	Vcc≧4.5 V	V _{1H2}	V _{1H2} V _{CC} × 0.75		v
	All of degital input pin	Vcc < 4.5 V	V _{IH3}	V _{CC} x 0.90		
	Except of hysteresis input	Vcc≧4.5 V	V _{IL1}		V _{CC} × 0.30	
input Low Voltage	Hysteresis input pin	Vcc≧4.5 V	V _{IL2}	0	V _{CC} × 0.25	v
	All of degital input pin	Vcc<4.5 V	V _{IL3}		V _{CC} × 0.10	
Clash Free and a	XIN / XOUT pin		fc	-	16.0	MHz
Clock Frequency	XTIN / XTOUT pin		fs	30.0	34.0	kHz

MCU90-589

📕 9097249 0043856 **039** 

· · - _

Max.

60

25

UNIT

mΑ

mΑ

		(10p) = -2010 + 70 C)			
PA	RAMETER	CONDITION	SYMBOL	Min.	Тур.
Digital	NORMAL mode	V _{CC} = 5.5 V	lcco1	-	40
Current	IDLE mode	fc = 16 MHz, fs = 32.8 kHz	Iccu1	-	15
consumption	SLOW mode	$V_{CC} = 3 V$	I _{CCO2}	-	100
	SLEEP mode	fs = 32.8 kHz	ICCL2	-	50
	STOP mode	V _{CC} = 5.5 V	lccs	-	0.5
Analog Current consumption	NORMAL mode	$AV_{CC}1 = AV_{CC}2 = 5.0 V$	ICCA	-	25
High-level out	put voltage	$V_{CC} = 4.5 V, I_{OH} = -0.7 mA$	V _{OH1}	V _{CC} ~ 0.4	_
High-level out	put voltage	$V_{CC} = 4.5 V_{10H} = -200 \mu A$	Vous	24	_

D.C. Characteristics

#### $(Topr = -20 \text{ to } + 70 \,^{\circ}\text{C})$

co 100 200 μA 50 100 μA μA 0.5 50 Ar co 25 40 mΑ H -۷ Н _ v ----Vон2 Low-level output voltage  $V_{CC} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$ VOLI --0.4 v Low-level output voltage  $V_{CC} = 4.5 V$ ,  $l_{OL} = 3.0 mA$ 0.4 v V_{OL2} --Hysteresis voltage V_{HS} _ 0.70 -v **INPUT Leakage Current** 0V≦Vin≦V_{CC} -0.05 ± 10 lu μA OUTPUT Leakage Current  $0.2V \leq VOUT \leq V_{CC} - 0.2V$ اره ---0.05 ± 10 μA **RESET** pin Pull-up Current V_{CC} = 5.5 V, Vin = 0.2 V 30 120 I_{RST} μA

A/D Conversion characteristic

#### $(Topr = -20 to + 70 °C, V_{CC} = 4.5 to 5.5 V, fc = 16 MHz)$

PARAMETER	SYMBOL	Min.	Тур.	Max.	UNIT
Analog Reference Voltage	V _{REF}	V _{CC} - 1.5	Vcc	Vcc	v
	VAGND	V _{SS}	V _{SS}	V _{SS}	V
Analog Input voltage	VAIN	ADGND		A _{REF}	v
Supply Current for ADREF	IREF	-	0.6	1.0	mA
Total error (Ta = 25 °C, VCC = V _{REF} = 5.0 V)		-	-	±3	LSB

#### MCU90-590

#### 📕 9097249 0043857 T75 📕

BLOCK	PARAMETER	SYMBOL	Min.	Тур.	Max.	UNIT	CONDITION
CTL	No load output voltage	V _{CB}	2.4	2.5	2.6	v	No load
BIAS AMP	Output voltage (with high load)	VCBH	_	_	+ 70	mV	$ si = 5 \text{ mA}, \text{ Difference from V}_{CB}$
	Output voltage (with low load)	VCBL	70	-	-	mV	I so = 5 mA, Difference from $V_{CE}$
REC CTL AMP	HIGH output voltage	VROH	3.2	-	_	v	l so = 5 mA
	LOW output voltage	VROL	-	-	1.8	v	l si = 5 mA
	D/A CONVERTER Differential error	V _{RDA}	-	-	± 1/3	LSB	
	SW REC internal resistance	R _{REC}	55	85	130	Ω	Set to on by SWREC
PB CTL AMP	Input offset voltage	V _{COF}	- 15		+ 15	mV	RPCTL terminal
	Input bias current	I _{CIB1}	- 750		+ 750	nA	RPCTL terminal
			- 750		+ 750	nA	CNFB terminal
	HIGH output voltage	V _{COH}	3.6		-	V	1  so = 2  mA
	LOW output voltage	VCOL	_		1.2	v	l si = 2 mA
	Voltage gain	G _{C1}	_	60		dB	f : 1 kHz, Vin : 1mV, 60dB
		G _{C2}		51		dB	f: 10 kHz, Vin: 1mV, 60dB
	Feed back resistance	R _{SHORT}	5	10	20	kΩ	Fig3.20.1 (a) r3, SW internal resistance
		RAMPZ	20	40	60	kΩ	Fig3.20.1 (a) r4, SW internal resistance
	Resistance of Analog SW	R _{PB}	-	-	500	Ω	Set to on by SWPLY
		RBIAS	-	_	500	Ω	Set to on by SWBAS
		RAMPO	-	_	500	Ω	Set to on by <camp0></camp0>
		R _{AMP1}	-	-	500	Ω	Set to on by <camp1></camp1>
CTL PLUS	PDP Charge current	ICP	4	_	-	mA	V _{COH} = 3.5V, V _{PDP} = 2.5V
SCHUMITTE	PDP Leakage current	l _L ρ	-	-	- 350	nA	$V_{COL} = 1.5V, V_{PDP} = 2.5V$ R PDP : OFF
	PDP Maximum output voltage	V _{OP}	4.3	4.7	-	v	Charge current : 0.1 mA
	PHSPDUP Resistance	R _{PDP}	5	10	20	kΩ	Fig3.20.1 (a) r5, r6, SW internal resistance
	1/2 level of Peak-hold Schmitt	V _{CSPA}	-	50	-	%	
	Manual Schmitt level	V _{CSP1}	-	100	_	mV	100 mV mode (to V _{CB} )
		V _{CSP2}	-	200	-	mν	200 mV mode (to V _{CB} )
		V _{CSP3}		300	-	mV	300 mV mode (to V _{CB} )
		V _{CSP4}	-	500	-	mV	500 mV mode (to V _{CB} )
	Noise Limit (plus)	VCSPL	-	100	-	mV	(to V _{CB} )
CTL MINUS	PDM Charge current	ICM	- 4			mA	$V_{COL} = 1.5V, V_{PDP} = 2.5V$
SCHUMITTE	PDM Leakage current	LM	-	-	350	nA	V _{COL} = 3.5V, V _{PDP} = 2.5V R _{PDM} : OFF
	PDM Minimum output voltage	Vom	-	0.3	0.7	v v	Charge current : - 0.1 mA
	PHSPDUP Resistance	RPDM	5	10	20	kΩ	
	1/2 level of Peak-hold Schmitt	V _{CSMA}	-	50	-	%	· · · · · · · · · · · · · · · · · · ·
	Manual Schmitt level		-	- 100	-	mV	– 100 mV mode (to V _{CB} )
		V _{CSM2}	-	- 200	-	mV	-200  mV mode (to V _{CB} )
		V _{CSM3}	-	- 300		mV	-300  mV mode (to V _{CB} )
		V _{CSM4}	-	- 500	-	mV	-500  mV mode (to V _{CB} )
	Noise Limit (minus)	V _{CSM4}	_	- 100		mV	(to V _{CB} )

Characteristics of CTL AMP (Topr = - 20 to + 70 °C, V_{CC} = 5.0 V)

MCU90-591

🔲 9097249 0043858 90ì 🔳

Characteristics of CFG AMP
----------------------------

 $(Topr = -20 to + 70 °C, V_{CC} = 5.0 V)$ 

BLOCK	PARAMETER	SYMBOL	Min.	Тур.	Max.	UNIT	CONDITION
CFG BIAS	No load output voltage	V _{FB}	2.4	2.5	2.6	v	No load
AMP	Output voltage (with high load)	V _{FBH}	-	-	+ 150	mV	I si = 5 mA, Difference from V _{FB}
	Output voltage (with low load)	V _{FBL}	- 150	-	-	mV	I so = 5 mA, Difference from V _{FB}
CFGA AMP	Input offset voltage	VFAOF	- 15	-	+ 15	mV	· ·
	Input bias voltage	VFAI	- 750	-	+ 750	nA	
	HIGH output voltage	VFAOH	4.3	4.7	-	v	1 so = - 0.2 mA
	, LOW output voltage	VFAOL	_	0.3	0.7	V	l si = 0.2 mA
	Voltage gain	G _{FA1}	-	40	4	dB	f: 1 kHz, Vin : 10mV, 40dB
		G _{FA2}	-	37	-	dB	f : 10 kHz, Vin : 10mV, 40dB
CFGB AMP	Input offset voltage	VFBOF	- 15	-	+ 15	mV	
	Input bias voltage	I _{FB1}	- 750	-	+ 750	nA	-
	HIGH output voltage	V _{FBOH}	4.3	4.7	-	v	I so = -0.2 mA
	LOW output voltage	VFBOL	-	0.3	0.7	v	l si = 0.2 mA
	Voltage gain	G _{FB1}	-	40	-	dB	f : 1 kHz, Vin : 10mV, 40dB
		G _{FB2}	-	37	1	dB	f : 10 kHz, Vin : 1mV, 40dB
CFGA	P Schmitt Voltage 1	V _{FASP1}	-	80	-	m٧	80 mV mode (to V _{FB} )
SCHMITT	P Schmitt Voltage 2	V _{FASP2}	-	120	-	m٧	120 mV mode (to V _{FB} )
	M Schmitt Voltage 1	V _{FASM1}	-	- 80	-	mν	– 80 mV mode (to V _{FB} )
	M Schmitt Voltage 2	V _{FASM2}	1	- 120	-	mV	– 120 mV mode (to V _{FB} )
CFGB	P Schmitt Voltage 1	V _{FBSP1}	-	80	-	m٧	80 mV mode (to V _{FB} )
SCHMITT	P Schmitt Voltage 2	VFBSP2	-	120	-	mV	120 mV mode (to V _{FB} )
	M Schmitt Voltage 1	V _{FBSM1}	-	- 80	_	mV	– 80 mV mode (to V _{FB} )
	M Schmitt Voltage 2	V _{FBSM2}	-	- 120	I	mV	– 120 mV mode (to V _{F8} )


MCU90-592

9097249 0043859 848


OUTPUT PIN	PARAMETER	SYMBOL	Min.	Тур.	Max.	UNIT	NOTE
sc	Bias voltage	VB	_	2.5	_	v	
	Burst amplitude	Vb		0.29	-	V (PP)	
	Chroma amplitude 1/Burst amplitude	V ₁ /V _b	-	2.0	_	-	
\$Y	Sync. tip level	Vs	-	1.60	_	v	1
	Sync. to Pedestal	∆V _{SP}	-	0.60	-	v	$\triangle V_{SP} = V_P - V_S$
	Sync. to Luminance voltage 0	$\Delta V_{S0}$	-	0.66		v	$\triangle V_{S0} = V_0 - V_S$
	Sync. to Luminance voltage 1	$\Delta V_{S1}$	-	0.80	-	V	$\triangle V_{S1} = V_1 - V_S$
	Sync. to Luminance voltage 2	$\Delta V_{S2}$	_	1.08	-	V	$\triangle V_{S2} = V_2 - V_S$
	Sync. to Luminance voltage 3	$\Delta V_{S3}$	-	1.50	-	V	$\triangle V_{S3} = V_3 - V_S$
	Sync. to 100% White Level	$\Delta V_{SW}$	-	2.00	-	v	$\triangle V_{SW} = V_W - V_S$
OSD	Color Burst amplitude	V _{Cb}	-	0.29		V _{P-P}	
VIDEO	Chroma amplitude / Burst amplitude	V _C /V _{Cb}	-	2.0	_	_	
	Sync. tip level	VIs	-	1.00	-	V	
	Sync. to Pedestal	∆VIsp	-	0.30	-	V	$\triangle VI_{SP} = VI_P - VI_S$
	Sync. to Luminance voltage 0	∆VI _{s0}	-	0.33	-	V	$\Delta VI_{S0} = VI_0 - VI_S$
	Sync. to Luminance voltage 1	$\Delta VI_{S1}$		0.40	-	V	$\Delta VI_{S1} = VI_1 - VI_S$
	Sync. to Luminance voltage 2	$\Delta VI_{S2}$		0.54	-	V	$\Delta VI_{S2} = VI_2 - VI_S$
	Sync. to Luminance voltage 3	$\Delta VI_{S3}$	-	0.75	-	V	$\triangle VI_{S3} = VI_3 - VI_5$
	Sync. to 100% White Level	∆VI _{SW}	-	1.00	_	v	$\triangle VI_{SW} = VI_{W} - VI_{S}$

Characteristics of OSD AMP

(Topr = - 20 to + 70 °C, V_{CC} = 5.0 V)







Characteristics of PV/BLK

(Topr = - 20 to	+ 70 °C, V _{CC} = 5.00 V)
-----------------	------------------------------------

MODE	PARAMETER	SYMBOL	Min.	Тур.	Max.	UNIT	CONDITION
MIXOFF = 0	HIGH output voltage	VH	4.70	5.00	5.00	v	I = + 100 μA
	MIDDLE-HIGH output voltage	VM2	3.00	3.30	3.60	v	I = ± 10 μA
	MIDDLE-LOW output voltage a	VM1a	1.30	1.60	2.0	v	I = ± 100 μA
	MIDDLE-LOW output voltage b	VM1b	1.30	1.60	2.0	V	l = ± 10 μA
	LOW output voltage	VL	-	-	0.30	V	I = - 100 μA
MIXOFF = 1	HIGH output voltage	V _H	4.70	-	-	v	I = + 100 μA
	LOW output voltage	VL	-	-	0.30	V	$I = -100 \ \mu A$





Fig. 4.2 PV / BLK Output Waveform



### 6. Peripheral Function Control Registers

### 6.1 Peripheral Function Control Registers

# 6.1.1 I/O area 1 (Direct Addressing Area)

Address	Symbol	Address	Symbol	Address	Symbol	Address	Symbol	Address	Symbol
FFB0	SYSCR1	FFC0	P0	FFD0	OSDDBR	FFEO	SC1BR	FFFO	TPG1DR
FFB1	SYSCR2	FFC1	POCR	FFD1	TCCR2	FFE1	SC1CR	FFF1	SACR1
FFB2	TBCDR1	FFC2	P1	FFD2	TREG3	FFE2	SBICR1	FFF2	SACR2
FFB3	TBCDR2	FFC3	P1CR	FFD3	TCCR3	FFE3	SBIDBR	FFF3	SACR3
FFB4	P8	FFC4	P2	FFD4	TRUN	FFE4	I2CAR	FFF4	VIVACR1
FF85		FFC5	P3	FFD5	PWMOL	FFES	SBICR2	FFF5	VIVACR2
FFB6	CAPFST	FFC6	P4	FFD6	PWM0H	FFE6	I2CFCR1	FFF6	CAPICR2
FFB7	CAPOL	FFC7	P5	FFD7	PWM1L	FFE7	I2CFCR2	FFF7	CAPICR3
FFB8	CAPOM	FFC8	P6	FFD8	PWM1H	FFE8	I2CFDBR	FFF8	VASSDR
FF89	CAPOH	FFC9	P7	FFD9	PWM2DR	FFE9	I2CFSR2	FFF9	CAPICR4
FFBA	CAP1L	FFCA	TREG0	FFDA	TPCR	FFEA	TPGOCR	FFFA	CAPICR5
FFBB	CAP1H	FFCB	TREG1	FFDB	TPDR	FFEB	TPGOL	FFFB	WDTCR1
FFBC	CAP2L	FFCC	TCCR1	FFDC	ADCR	FFEC	TPGOH	FFFC	WDTCR3
FFBD	CAP2H	FFCD	TREG2	FFDD	ADREG	FFED	TPGODR	FFFD	CSYNCR
FFBE	CAPCR	FFCE	OSDCR	FFDE	<b>SCOBR</b>	FFEE	TPG1L		
FFBF	CAPICR1	FFCF	OSDADR	FFDF	SCOCR	FFEF	TPG1H		

#### 6.1.2 I/O area 2

Address	Symbol	Address	Symbol
F780	P2CR	F790	IRF1
F781	P2MR	F791	IRF2
F782	P3CR	F792	ACCR
F783	P3MR	F793	PWMCR
F784	P4CR	F794	HACR
F785	P4MR	F795	RMTCR
F786	P5CR	F796	SACR4
F787	P5MR	F797	WDTCR2
F788	P7CR	F798	TBCCR
F789	ODMCR1	F799	PVCR
F78A	ODMCR2		
F78B	PW3L		
F78C	РW3H		
F78D	INTE1		
F78E	INTE2		
F78F	INTCR		

MCU90-595

🔲 9097249 0043862 332 🖿

# 6.2 Peripheral Function Control Registers6.2.1 System Clock Control Circuit

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
					TBC1E	TBCOE	INTTBC11	INTT8C10	INTT8C01	INTTBC00
							R/	w		
	Time Base				0	0	0	0	0	0
-	Counter			1	INTTBC Interru		INTTBC1 Interrupt Source		INTT8C0 Interrupt Source	
TBCCR	Control	F798H			00 :INTTBC Int	errupt Disable	Clock Selection	n	Clock Selection	
	Register			:	1	iterrupt Enable	1		00 :TBC11	
						iterrupt Enable	4		01:TBC13	
					11 : INTTBCO/II Interrupt		10 :TBC16 11 :TBC18		10:TBC15 11:TBC17	
		<u> </u>	TBC12	твс11	TBC10	твс9	TBC8	твс7	TBC6	твс5
	Time Base				18010			1807		
TBCDR1	Counter Data	FFB2H				F				
	Register 1		<del>.</del>	· · · · · · · · · · · · · · · · · · ·		(				
					1	ne Base Counter	· · · · · · · · · · · · · · · · · · ·	T		<u> </u>
	Time Base		TBC20	TBC19	TBC18	TBC17	TBC16	TBC15	TBC14	TBC13
TBCDR2	Counter	FFB3H				٦ 	۱ <u> </u>			
TUCUNZ	Data	110511	0							
	Register 2				Tim	e Base Counter	Data (TBC20 to	13)		
			SYSCK	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	
					4	R/W		•		
				0	1	0	1	0	0	0
				System Clock	High	Low	High	Low	Selection of	Warming-up
				Selection	Frequency	Frequency	Frequency	Frequency	System Clock	Counter
	System			0 : fc	Oscillator	Oscillator	Oscillator	Oscillator	Operation	Control
SYSCR1	Control	FFBOH		1 : fs	Control	Control	Control after	Control after	after	0 (W) : -
31300	Register1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			0:Stop	0:Stop	restarting	restarting	restarting	0 (R) :
					1 : Restart	1 : Restart	from stop	from stop	from Stop	Warming-up
					Oscillation	Oscillation	mode	mode	mode 0 : fc	Complete 1 (W) :
							0 : Stop 1 : Restart	0 : Stop 1 : Restart	1:fs	Warming-up
				•			Oscillation	Oscillation	1.15	Start
					1		Oscillation	Oscillation		1 (R) : In
				1						Warming-up
					<u></u>	RTCCK	RTCST	RTCIS1	RTCIS0	WARM
					· · · · ·			R/W		L
						0	0	0	0	0
				<u>.</u>		RTC Source	RTC Start	Interval Time (	Control of RTC	- Warming-up
	System			:	1	Clock	Control	Interrupt		Time
SYSCR2	Control	FFB1H	ł	1		Selection	0 : Stop &	00 :fc/2 ¹⁵ or		0 : 2 ¹⁴ /fc or
	Register2				-	0 : fs	Clear	fs/2 ¹⁵ [Hz]		2 ¹⁴ /fs [s]
				-		1 : fc /4	1:Start	01 :fc/2 ¹⁶ or		1:2 ¹⁶ /fc or
			ł			1	1	fs/2 ¹⁶ [Hz]		2 ¹⁶ /fs [s]
	ļ				:	1		10 :fc/2 ¹⁴ or		
				:	•	1		fs/2 ¹⁴ [Hz]		
	5		1	:	:			11 :Don't use		1

MCU90-596

M 9097249 0043863 279 M

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
					ТВС	TBCOF	WDTE		EXF	DRVE
					R/W	RAW	R/W		R	R/W
					0	0	1		0	0
WDTCR1	Watch- dog Timer Control Register1	FFFBH			INTTBC1 Interrupt Request Flag 0(W) : Clear 1(R) : Interrupt Request	INTTBCO Interrupt Request Flag 0(W) : Clear 1(R) : Interrupt Request	WDT Enable 0 : Disabie 1 : Enable		Invert each time Exx instruction is executed	Controlling output status for port during Stop mode 0 : High impedance 1 : Keep the status throughou t setting Stop mode
							WDTP1	WDTP0	HALTM1	HALTM0
	Watch-						R/	w	R	w
	dog						0	0	0	0
WDTCR2	Timer Control Register2	F797H					00:TBC20 01:TBC18 10:TBC16		Standby mode Selection 00 : - 01 : STOP mode 10 : IDLE/SLEEP mode 11 : Don't use	

### 6.2.2 Interrupt Control Circuit

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0				
			IRFTODIR	IRFTBC	IRFIIC	IRFTPG1	IRFTPG0	IRFCAPO	IRFCAP1	IRFO				
	Interrupt			•	R/W (Or	ly clear code ca	n be written in	to IRF1)						
IRF1	Request	F790H	0	0	0	0	0	0	0	0				
	Flag 1		-	Interrupt Request Flag 0: No Interrupt Request 1: Interrupt Request										
			IRFRTC	IRF 1	IRFVA	IRFT3AD	IRFT2	IRFT1	IRFSIO1	IRFSIOO				
	Interrupt			• • • • • • • •			۹							
IRF2	Request	F791H	0	0 0 0 0 0 0 0										
Flag 2				Interrupt Request Flag 0: No Interrupt Request 1: Interrupt Request										
			IETQDIR	IETBC	IEIIC	IETPG1	IETPG0	IECAPO	IECAP1	160				
						R/	w			•				
	Interrupt		0	0	0	0	0	0	0	0				
INTE1	Enable Register 1	F78DH	INTTODIR Interrupt 0 : Disable 1 : Enable	INTTBC Interrupt 0 : Disable 1 : Enable	INTIIC Interrupt 0 : Disable 1 : Enable	INTTPG1 Interrupt 0 : Disable 1 : Enable	INTTPG0 Interrupt 0 : Disable 1 : Enable	INTCAP0 Interrupt 0 : Disable 1 : Enable	INTCAP1 Interrupt 0 : Disable 1 : Enable	INTO Interrupt 0 : Disable 1 : Enable				
			IERTC	IE1	IEVA	IET3AD	IET2	IET1	IESIO1	IESIOO				
				A		R/	w i		•					
	Interrupt		0	0	0	0	0	0	0	0				
INTE2	Enable Register 2	F78EH	INTRTC Interrupt 0 : Disable 1 : Enable	INT1 Interrupt 0 : Disable 1 : Enable	INTVA Interrupt 0 : Disable 1 : Enable	INTT3AD Interrupt 0 : Disable 1 : Enable	INTT2 Interrupt 0 : Disable 1 : Enable	INTT1 Interrupt 0 : Disable 1 : Enable	INTSIO1 Interrupt 0 : Disable 1 : Enable	INTSIO0 Interrupt 0 : Disable 1 : Enable				
					CLKCK	CLOE	INTTPGOE	INTTPG0S	T3ADS	TODIRS				
					R/	w	R/	w	R	w				
	Interrupt				0	0	0	0	0	0				
INTCR Contro	Register	Control F78FH Register			CLK Output Frequency selection 0 : fc/4 or fs/4 1 : fc/2 or fs/2	CLK Output 0 : Disable 1 : Enable	INTTPG0 (TPG03) Edge Selection 0 : TPG03 ↑ 1 : TPG03 ↓	INTTPG0 (TPG03) Interrupt 0 : Disable 1 : Enable	INTT3AD Interrupt Source Selection 0 : INTT3 1 : INTAD	INTTODIR Interrupt Source Selection 0: INTTO 1: INTDIR				

MCU90-598

9097249 0043865 041 🖿

### 6.2.3 Watch-dog Timer (WDT)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
					TBC1F	TBCOF	WDTE		EXF	DRVE
					RAW	R/W	R/W		R	R/W
	) Madah				0	0	0		0	0
WDTCR1	Watch- dog Timer Control Register 1	FFFBH			INTTBC1 Interrupt Request Flag 0 (W) : Clear 1 (R) : Interrupt Request	INTTBCO Interrupt Request Flag O (W) : Clear 1 (R) : Interrupt Request	WDT Enable 0 : Disable 1 : Enable		Invert each time EXX instruction is executed	Output control in STOP mode 0 : High Impedance 1 : Keep the status throughout setting STOP mode
							WDTP1	WDTP0	HALTM1	HALTM0
						R/W R/M		R/W		
WDTCR2	Watch- doq	F797H					0	0	0	0
	Timer Control Register 2	r/3/N					WDT Source Cl 00 : TBC20 01 : TBC18 10 : TBC16 11 : TBC10	ock Selection	Standby mod 00 : - 01 : STOP mo 10 : IDLE/SLE 11 : Don't us	ode EP mode
	Watch-			Watch-dog Timer Control Code Register					<u> </u>	
WDTCR3	dog Timer Control	FFFCH			w					
	Register 3		B1H : WDT Disable 4EH : WDT Clear Others : -							

МС∪90-599 Я097249 ОО438ьь Т88 ■

#### 6.2.4 Timer Counter

#### (1) Timer Counter 0 (TC0) / Timer Counter 1 (TC1)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
	Timer		TC/TR07	TC/TR06	TC/TR05	TC/TR04	TC/TR03	TC/TR02	TC/TR01	TC/TR00
TREGO	Counter0 Data	FFCAH		· · · · · · · · · · · · · · · · · · ·	•	, R	w	.I	• ·	<b>4</b>
	Register		0/*	0/*	0/*	0/*	0/*	0/*	0/*	0/*
	Timer		TC/TR17	TC/TR16	TC/TR15	TC/TR14	TC/TR13	TC/TR12	TC/TR11	TC/TR10
TREG1	Counter1 Data	FFCBH				R/	••••••••••••••••••••••••••••••••••••••	<b>1</b> ,:,		
	Register		0/*	0/*	0/*	0/*	0/*	0/*	0/*	0/*
	· · ·		CLBC16	CLBC1	CL8C0	TMOD	T1CLK1	TICLKO	TOCLK1	TOCLKO
				•		R/	w			
	Timer		0	0	0	0	0	0	0	0
TCCR1	Counter	FFCCH	16 bit counter clear 0 : Disable 1 : Enable	TC1 counter clear 0 : Disable 1 : Enable	TCO counter clear 0 : Disable 1 : Enable	Timer mode selection 0 : 8 bit 1 : 16 bit	TC1 source clo 00 : TO0TRG (TC0 comp 01 : TBC6 10 : TBC10 11 : TBC14		TCO source clock selection 00 : TIO (Input from P34) 01 : CFGTM (Input from CAPIN) 10 : TBC6 11 : TBC10	
					TICL	TOCL	CLBC2	T2CL	T2CLK1	T2CLK0
					R	w		R/	w	
	Timer				0	0	0	0	0	0
TCCR2	Counter				TC1 counter forced clear 0 : – 1 : Clear	TCO counter forced clear 0 : – 1 : Clear	TC2 counter Clear 0 : Disable 1 : Enable	TC2 counter forced clear 0 : – 1 : Clear	TC2 source clo 00 : PCTLA (Input from 01 : TI2 (Input 10 : TBC6 11 : TBC10	n CAPIN)
			PWM3RUN	T3RUN	PWM1RUN	PWMORUN	PWM2RUN	T2RUN	T1RUN	TORUN
	Timer Start		R/W	R/W	R	 w	R/W	R/W	R/	w
TRUN	Control	FFD4H	0	0	0	0	0	0	0	0
	Register		PWM3	тсз	PWM1	PWM0	PWM2	TC2	TC1	тсо
		0		0 : Stop	0 : Stop	0:Stop	0 : Stop	0:Stop	0 : Stop	0 : Stop
			1 : Start	1: Start	1 : Start	1 : Start	1: Start	1 : Start	1 : Start	1 : Start

#### (2) Timer Counter2 (TC2)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
	Timer		TC/TR27	TC/TR26	TC/TR25	TC/TR24	TC/TR23	TC/TR22	TC/TR21	TC/TR20
TREG2	Counter2 Data	FFCDH			•	R/	w	••••••		
	Register		0/*	0/*	0/*	0/*	0/*	0/*	0/*	0/*
					TICL	TOCL	CLBC2	T2CL	T2CLK1	T2CLK0
					R	w				
Timer Counter TCCR2 Control	r FED 1H			0	0	0	0	0	0	
				TC1 counter forced clear	TCO counter forced clear	TC2 counter Clear	TC2 counter forced clear	TC2 source clo 00 : PCTLA	ck selection	
	Register 2	2			0: -	0: -	0 : Disable	0: -	(Input fro	m CAPIN)
					1 : Clear	1 : Clear	1 : Enable	1 : Clear	01 : TI2 (Input 10 : TBC6 11 : TBC10	from P35)
			<b>PWM3RUN</b>	T3RUN	PWM1RUN	PWMORUN	PWM2RUN	T2RUN	T1RUN	TORUN
	Timer Start		R/W	R/W	R	w	R/W	RAW	R	w
TRUN Control		FFD4H	0	0	0	0	0	0	0	0
	Register		PWM3	TC3	PWM1	PWM0	PWM2	TC2	TC1	TC0
			0 : Stop	0 : Stop	0 : Stop	0 : Stop	0 : Stop	0 : Stop	0 : Stop	0 : Stop
			1 : Start	1 : Start	1 : Start	1: Start	1 : Start	1 : Start	1 : Start	1 : Start

MCU90-600

- ----

### M 9097249 0043867 914 M

#### (3) Timer Counter 3 (TC3)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
	Timer		TC/TR37	TC/TR36	TC/TR35	TR34	ТС/ТВЗЗ	TC/TR32	TC/TR31	TC/TR30
TREG3	Counter 3 Data	FFD2H				, R/	w		I	
	Register		0/*	0/*	0/*	0/*	0/*	0/*	0/*	0/*
			TR3DE	TFF3C1	TFF3C0	TFF3IE	T3MOD	T3CL	T3CLK1	T3CLK0
			R/W	w		R/W	R/W	R/W	R	/w
	Timer CR3 Counter FFD3H		0	*	*	0	0	0	0	0
Teeks	Control Register 3		TREG3 Shift- Trigger Selection 0 : Writing data on TREG3 1 : Over flow	Timer 3 Flip-fl Control 00 : Forced in 01 : Forced se 10 : Forced re 11 : Keep TO	vert et eset	TFF Output Inverted 0 : Disable 1 : Enable	TC3 mode Selection 0 : PWM mode 1 : Timer mode	TC3 Counter Clear 0 : – 1 : Clear	TC3 Source Clock Selection 00 : TBC2 01 : TBC6 10 : TBC11 11 : TI3 (Input from P24)	
			<b>PWM3RUN</b>	T3RUN	PWM1RUN	PWMORUN	PWM2RUN	T2RUN	TIRUN	TORUN
	Timer		R/W	R/W	R	w	R/W	R/W	R	W
TRUN	TRUN Start	FFD4H	0	0	0	0	0	0	0	0
Control Register			TC3 0:Stop 1:Start	PWM1 0:Stop 1:Start	PWM0 0:Stop 1:Start	PWM2 0 : Stop 1 : Start	TC2 0:Stop 1:Start	TC1 0:Stop 1:Start	TCO 0:Stop 1:Start	

MCU90-601 9097249 0043868 850

### 6.2.5 Capture

### (1) Capture Input Control Circuit (CAPIN)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
			CAP2E	CAP1E	CAP05E	CAP04E	CAP03E	CAP02E	CAP01E	CAPOOE
	Capture					R/	w			
CAPICR1	Input Control	FFBFH	0	0	0	0	0	0	0	0
	Register 1				CAPO/CA		jer Input Disabi Disable Inable	e / Enable		
			PCTLCK2	PCTLCK1	PCPR5	PCPR4	PCPR3	PCPR2	PCPR1	PCPRO
			R/	w			R	w		
CAPICR2	Capture Input	FFF6H	0	0	0	0	0	0	0	0
	Control Register 2		CTL Duty Discriminating Circuit Source Clock Selection 00 : TBC3 10 : TBC7 01 : TBC5 11 : TBC10		6-bit Programmable Clock Divider Control Divider Setting 1/1 to 1/64 from CTLIN (from 30), CTLOUT from (CTLAmp) CFGA (from C Amp)					
								DPCP2	DPCP1	DPCP0
	Capture								R/W	
CAPICR3	Input Control	FFF7H						0	0	0
	Register 3		· • •					mable clock div g 1/1 to 1/8 from		
					EXTVS	EXTEG	DFGPGEG	CFGWPR	CFGAEG	CTLEG
				•			R/	w		
		I FFF9H			0	0	0	0	0	0
CAPICR4	Capture Input Control Register 4				EXT/V5 (to CAP0) Input Selection. 0 : VSYNC (from CSYNC) 1 : EXT (from P34)	EXT (P34) Trigger Edge Selector 0: ↑ 1: ↓	DFGPG Input (from P31) Edge Selection 0: ↑ 1: ↓	Dividing rate selection for CFGA input 0 : 1/1 1 : 1/2	CFGA Input Edge Selection 0:↑↓ 1:↑	CTLIN/ CTLOUT Input Edge Selection 0:↑ 1:↑↓
					CTLSEL	RMTST	RMTPO	АССКВР	RMT8P	CFGMCP
					R/W	R/W	R/W	R/W	R/W	R
					0	0	0	0	0	0
CAPICR5	Capture Input Control Register 5	FFFAH			CTL Input (to CAP0) Selection 0 : CTLOUT (from CTL Amp) 1 : CTLIN (from P30)	Remote- Control Signal Input Control O : STOP 1 : Start	Remote- Control Signal Input Polarity Selection 0 : Positive 1 : Negative	AC Clock Input Control 0 : Sampling 1 : Bypass	Remote- Control Signal Input Bypass 0 : Omission Compensa tion/Noise Removal 1 : Bypass	CFG Flag 0 : Normal operation 1 : Error detection
			CAP2T (CFG)	CAP1T (DFGPG)	CAPCL	VISFRS	VASFRS	TPR\$0	CFGCL	CAFRS
			R	R	R/W	RAW	R/W	R/W	R/W	R/W
	Capture		0	0	0	0	0	0	0	0
CAPCR	Control Register	ntrol FFBEH	CAP2 Trigger Input 0 : No Trigger Input 1 : Trigger Input	CAP1 Trigger Input 0 : No Trigger Input 1 : Trigger Input	CAP1/CAP2 Status Clear 0: – 1: Clear	VISS Detection Flag 0: – 1: Clear	VASS Detect ion Flag 0: – 1: Clear	TPG0 FIFO Address 0 : – 1 : Clear	CFG Flag Clear 0 : – 1 : Clear	CAP0 FIFO Counter / Status 0 : – 1 : Clear

MCU90-602

_____

🖬 9097249 0043869 797 📖

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0	
VIVACR2	VISS/ VASS Control Register 2	FFFSH	PCTLPO	PCTLCKS	CDIV	MSK	VISS3	VISS2	VISS1	VISSO	
			R/W	R/W	R/W	R/W	R/W				
			0	0	0	0	0	0	0	0	
			CTL Signal Duty Discriminat- ing Polarity Switch 0 : Positive 1 : Negative	Discriminat- ing Circuit	Control 0 : Divider 1 : Bypass	CFGA Input Mask Control 0 : Mask 1 : Bypass	Setting Comparator data of VISS detect Circuit Setting 4-bit data of 0H to FH				

### (2) Capture0 (CAP0)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0		
CAPFST	Capture0	FFB6H	CAPF7	CAPF6	CAPF5	CAPF4	CAPF3	CAPF2	CAPF1	CAPFO		
			R									
	FIFO Status		0	0	0	0	0	0	0	0		
	Register		Capture0 (CAP0) FIFO status 0 : No-capture data 1 : Capture data									
			CAP0D7	CAP0D6	CAP0D5	CAP0D4	CAP0D3	CAP0D2	CAP0D1	CAP0D0		
	Capture0	a FF87H	R									
CAPOL	Lower Data Register		*	*	*	*	*	*	*	*		
				Capture0 (CAP0) lower data register								
	Capture0 Middler	e0	CAP0D15	CAP0D14	CAP0D13	CAP0D12	CAP0D11	CAP0D10	CAP0D9	CAPOD8		
			R									
CAPOM	Data	FFB8H	-									
	Register		Capture0 (CAP0) middle data register									
	Capture0 Higher Data Register	igher FFB9H Data	CAP0T5	CAP0T4	CAP0T3	CAPOT2	CAP0T1	CAPOTO	CAP0D17	CAP0D16		
			(EXT/VS)	(ACCK)	(CTL)	(VS)	(RMTD)	(RMTU)	ļ			
			R R									
CAPOH			*	*	*	*	*	*	*	*		
			Capture0 (CAP0) trigger input status 0 : No-trigger input 1 : trigger input									
	Capture Control Register	ontrol FFBEH	CAP2T (CFG)	CAP1T (DFGPG)	CAPCL	VISFRS	VASERS	TPRS0	CFGCL	CAFRS		
			R	R	R/W	R/W	R/W	R/W	R/W	R/W		
			0	0	0	0	0	0	0	0		
CAPCR			input	input	CAP1/CAP2 status clear 0 : – 1 : Clear	VISS detect flag 0 : – 1 : Clear	VASS detect flag 0 : – 1 : Clear	TPG0 FIFO address 0: – 1: Clear	Clear of CFG flag 0: – 1: Clear	CAPO FIFO counter / status 0 : -		
			1 : Trigger input	1 : Trigger input						1 : Clear		

**9097249 0043870 409** 

MCU90-603

#### (3) Capture1 (CAP1)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0		
CAP1L	Capture 1 Lower Data Register	FFBAH	CAP1D7	CAP1D6	CAP1D5	CAP1D4	CAP1D3	CAP1D2	CAP1D1	CAP1D0		
			R									
			*	*	*	*	*	*	*	*		
			Capture1 lower data register									
	Capture1 Higher	FFBBH	CAP1D15	CAP1D14	CAP1D13	CAP1D12	CAP1D11	CAP1D10	CAP1D9	CAP1D8		
			R									
CAP1H	Data		*	*	*	*	*	*	*	*		
	Register		Capture 1 higher data register									
	Capture Control Register	Capture Control FFBEH CAP2 Register 0: N in	CAP2T (CFG)	CAP1T (DFGPG)	CAPCL	VISFRS	VASFRS	TPRSO	CFGCL	CAFRS		
			R	R	R/W	R/W	R/W	R/W	R/W	R/W		
			0	0	0	0	0	0	0	0		
CAPCR			CAP2 trigger input status 0 : No trigger input 1 : Trigger input	CAP1 trigger input status 0 : No trigger input 1 : Trigger input	CAP1/CAP2 status clear 0 : – 1 : Clear	VISS detect flag 0: – 1: Clear	VASS detect flag 0: – 1: Clear	TPG0 FIFO address 0 : – 1 : Clear	Clear of CFG flag 0 : – 1 : Clear	CAP0 FIFO counter / status 0 : – 1 : Clear		

(4) Capture2 (CAP2)

. ...

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0	
CAP2L	Capture2	FFBCH	CAP2D7	CAP2D6	CAP2D5	CAP2D4	CAP2D3	CAP2D2	CAP2D1	CAP2D0	
			R								
	Lower Data		*	*	*	*	*	*	*	*	
	Register		Capture2 lower data register								
	Capture2		CAP2D15	CAP2D14	CAP2D13	CAP2D12	CAP2D11	CAP2D10	CAP2D9	CAP2D8	
	Higher	FFBDH	R								
CAP2H	Data		*	*	*	*	*	*	*	*	
	Register		Capture2 higher data register								
	Capture Control Register	Control FF8EH	CAP2T (CFG)	CAP1T (DFGPG)	CAPCL	VISFRS	VASFRS	TPRSO	CFGCL	CAFRS	
			R	R	R/W	R/W	R/W	R/W	R/W	R/W	
			0	0	0	0	0	0	0	0	
CAPCR			CAP2 trigger input status 0 : No trigger input 1 : Trigger input	CAP1 trigger input status 0 : No trigger input 1 : Trigger input	CAP1/CAP2 status clear 0 : 1 : Clear	VISS detect flag 0 : – 1 : Clear	VASS detect flag 0: – 1: Clear	TPG0 FIFO address 0 : 1 : Clear	Clear of CFG flag 0 : - 1 : Clear	CAP0 FIFO counter / status 0 : - 1 : Clear	

MCU90-604

9097249 0043871 345 📰

#### 6.2.6 AC Clock Input Cirucuit (ACCK)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
						_		ACCKST	ACKS1	ACKS0
								R/W	R/	w
	AC Noise	Ĺ	<i>.</i>					0	0	0
ACCR	Removal Control Register	F792H						AC Clock Sampling 0 : Stop 1 : Start	AC Clock Samp Selection 00 : T8C10 01 : T8C11 10 : T8C12 13 : T8C13	ling rate
					CTUSEL	RMTST	RMTPO	ACCKBP	RMTBP	CFGMCP
					RAW	RAW	R/W	R/W	R/W	R
					0	0	0	0	0	0
CAPCR5	Capture Input Control Register5	FFFAH			CTL input (to CAP0) Selection 0 : CTLOUT (from CTL Amp) 1 : CTLIN (from P30)	Remote- Control Signal Control O : Stop 1 : Start	Remote- Control signal Input Polarity Selection 0 : Positive 1 : Negative	AC Clock Input Control 0 : Sampling 1 : By-pass	Signal Input	CFG flag 0 : Normal Operation 1 : Error detection

### 6.2.7 Remote Control Signal Input Circuit (RMTIN)

NAME	Addr.	7	6	5	4	3	2	1	0		
		RMTD7	RMTD6	RMTD5	RMTD4	RMTD3	RMTD2	RMTD1	RMTDO		
RMTIN			R	w				w			
Control	F795H	0	0	0	0	0	0	0	0		
Register				unter (Noise cai	nceller)	-	Missing correction width Comparative value of 4-bit counter (Loss recovery)				
				CTL\$EL	RMTST	RMTPO	АССКВР	RMTBP	CFGMCP		
				R/W	R/W	R/W	R/W	R/W	R		
				0	0	0	0	0	0		
Capture Input Control Register5	FFFAH			(to CAP0) Selection 0 : CTLOUT (fram CTL Amp) 1 : CTLIN	Control Signal Control O : Stop 1 : Start	-		Remote- Control Signal Input Bypass 0 : Omission Compensa tion / Noise Removal	CFG flag 0 : Normal Operatio 1 : Error detection		
	RMTIN Control Register Capture Input Control	RMTIN Control F795H Register Capture Input Control	RMTIN     RMTD7       Control     F795H     0       Register     Noise cancel w Comparative w     0       Capture	RMTIN     RMTD7     RMTD6       Control     F795H     0     0       Register     Noise cancel width Comparative value of 4-bit co       Capture	RMTIN     RMTD7     RMTD6     RMTD5       Control     F795H     0     0     0       Register     0     0     0     0       Noise cancel width Comparative value of 4-bit counter (Noise cancel width Comparative value of 4-bit counter (Noise cancel width Control     CTLSEL       Input     R/W       Capture     0       Input     CTL input (to CAP0)       Register5     FFFAH	RMTIN     RMTD7     RMTD6     RMTD5     RMTD4       Control     F795H     0     0     0     0       Register     0     0     0     0     0       Noise cancel width Comparative value of 4-bit counter (Noise canceller)     RMT5     RMT5       Capture     CTLSEL     RMT5     RMT5       Input     FFFAH     0     0     0       Control     FFFAH     Selection     Signal       Control     0:     CTLOUT     Control       Register5	RMTIN     RMTD7     RMTD6     RMTD5     RMTD4     RMTD3       Control     F795H     0     0     0     0     0       Register     0     0     0     0     0     0       Noise cancel width Comparative value of 4-bit counter (Noise canceller)     Missing correct Comparative value of 4-bit counter (Noise canceller)     Missing correct Comparative value of 4-bit counter (Noise canceller)     Missing correct Comparative value of 4-bit counter (Noise canceller)       Capture     R/W     R/W     R/W     R/W       Capture     0     0     0       Input     CTL input     Remote- (to CAP0)     Remote- Control     Remote- Control signal       Control     Selection     Signal     Input Polarity 0 : CTLOUT     Selection       Register5     FFFAH     0 : Stop     0 : Positive Amp)     1 : Start	RMTIN     RMTD7     RMTD6     RMTD5     RMTD4     RMTD3     RMTD2       Register     F795H     0     0     0     0     0     0       Noise cancel width Comparative value of 4-bit counter (Noise canceller)     Missing correction width Comparative value of 4-bit counter (Noise canceller)     Missing correction width Comparative value of 4-bit counter (Noise canceller)       Capture Input Control     CTLSEL     RMTST     RMTPO     ACCKBP       Capture Input Control     CTL input (To CAPO)     Remote- (To CAPO)     ACClock Control     Remote- (To CAPO)     ACClock Control       Register5     FFFAH     0     0     0     0       1 : CTLIN     1 : Negative     1 : Negative	RMTIN Control     F795H     RMTD7     RMTD6     RMTD5     RMTD4     RMTD3     RMTD2     RMTD1       Register     F795H     0     0     0     0     0     0     0     0     0       Noise cancel width Comparative value of 4-bit counter (Noise canceller)     Missing correction width Comparative value of 4-bit counter (Loss reco Omparative value of 4-bit counter (Loss reco Control Input Parative Value of 4-bit counter (Loss reco Control Selection Signal Input Ontrol Control Selection 1: By-pass Bypass O: Omission Compensa tion / Noise		

MCU90-605

### M 9097249 0043872 281 M

## 6.2.8Timing Pulse Generator(1)Timing Pulse Generator 0 (TPG0)


SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
						FEMPIE	TPFULO	TPEMPO	TPF01	TPF00
						w	R	R		R
	TPGO			•		0	0	1	0	0
TPGOCR	Control Register	FFEAH				INTTPG0 (Empty) Interrupt 0 : – 1 : Enable	TPG0 FIFO Full flag 0 : 1 : Full	TPG0 FIFO Empty flag 0 : 1 : Empty	TPG0 FIFO Sta 00 : Empty or 01 : 1 Data 10 : 2 Data 11 : 3 Data	-
	TPGO		TPG0D7	TPG0D6	TPG0D5	TPG0D4	TPG0D3	TPG0D2	TPG0D1	TPGODO
	Lower					V	v			•
TPGOL	Timing Data	FFEBH	* .	*	*	*	*	*	*	*
	Register					TPG0 Tim	ning Data			
	TPG 0		TPG0D15	TPG0D14	TPG0D13	TPG0D12	TPG0D11	TPG0D10	TPG0D9	TPG0D8
	Higher Timing					v	v			
TPG0H	Data	FFECH	×	*	*	*	*	*	*	*
	Register					TPG0 Tim	ning Data			
	TPG 0				TPGD05	TPGD04	TPGD03	TPGD02	TPGD01	TPGD00
TPGODR	Output	FFEDH					V	v		
TPGUDK	Data	FFEDH			*	*	*	*	*	*
	Register		ļ			TPG0 Ou	tput Data	-	-	
			CAP2T (CFG)	CAP1T (DFGPG)	CAPCL	VISFRS	VASFRS	TPRSO	CFGCL	CAFRS
	Capture		R	R	R/W	R/W	R/W	R/W	R/W	R/W
CAPCR	Control	FFBEH	0	0	0	0	0	0	0	0
	Register		CAP2 Input Trigger Status 0 : No Trigger Input 1 : Trigger Input	CAP2 Input Trigger Status 0 : No Trigger Input 1 : Trigger Input	CAP1/CAP2 Status Clear 0 : – 1 : Clear	VISS Detect Flag Clear 0 : – 1 : Clear	VASS Detect Flag Clear 0 : – 1 : Clear	TPG0 FIFO Address 0 : – 1 : Clear	CFG Flag Ciear 0 : 1 : Clear	CAP0/FIFO Counter / Status 0 : - 1 : Clear
					CLKCK	CLOE	INTTPGOE	INTTPGOS	T3ADS	TODIRS
					R/	w	R/	w	R	w
	Interrupt				0	0	0	0	0	0
INTCR	Control Register	F78FH			CLK Output Frequency Selection 0 : fc/4 or fs/4 1 : fc/2 or fs/2	CLK Output 0 : Enable 1 : Disable	INTTPG0 {TPG03} Edge Selection 0 : TPG03 ↑ 1 : TPG03 ↓	INTTPG0S (TPG03) Interrupt 1 : Disable 1 : Enable	INTT3AD Interrupt Request Selection 0 : INTT3 1 : INTAD	INTTODIR Interrupt Request Selection 0 : INTTO 1 : INTDIR

9097249 0043873 118 📖

-----

### (2) Timing Pulse Generator 1 (TPG 1)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0			
	TPG1		TPG1D7	TPG1D6	TPG1D5	TPG1D4	TPG1D3	TPG1D2	TPG1D1	TPG1D0			
TOC 41	Lower Timing				·	·	v	<b></b>					
TPG1L	Data	FFEEH	*	*	*	*	*	*	*	*			
_	Register				•	TPG1 Lower	Timing Data	·		1			
	TPG1		TPG1DF	TPG1DE	TPG1DD	TPG1DC	TPG1D8	TPG1DA	TPG1D9	TPG1D8			
TROAL	Higher Timing		w										
TPG1H	Data	FFEFH	*	*	*	*	*	*	*	*			
	Register					TPG1 Higher	Timing Data	•		1			
	TPG1						TPGD13	TPGD12	TPGD11	TPGD10			
TPG1DR	Output							v	v				
	data	FFFOH					*	*	*	*			
	Kegister	Register						TPG1 Ou	tput Data	•			



#### 6.2.9 Pulse Width Modulation Output

(1) 12-bit PWM (PWM0, PWM1)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
	PWM0		PWM0D7	PWM0D6	PWM0D5	PWM0D4	PWM0D3	PWM0D2	PWM0D1	PWM0D0
PWMOL	Lower Data	FFD5H				V	V			
	Register		*	*	*	*	*	*	*	*
	PWM0						PWM0D11	PWM0D10	PWM0D9	PWM0D8
PWM0H	Higher Data	FFD6H						V	v	
	Register						*	*	*	*
	PWM1		PWM1D7	PWM1D6	PWM1D5	PWM1D4	PWM1D3	PWM1D2	PWM1D1	PWM1D0
PWM1L	Lower Data	FFD7H			·	v	v			
	Register		*	*	*	*	*	*	*	*
	PWM1						PWM1D11	PWM1D10	PWM1D9	PWM1D8
PWM1H	Higher Data	FFD8H						v	v	
	Register						*	*	*	*
	Timer		<b>PWM3RUN</b>	T3RUN	PWM1RUN	PWMORUN	PWM2RUN	T2RUN	TIRUN	TORUN
	Start		R/W	R/W	R/	w	R/W	R/W	R	w
TRUN	Control Register	FFD4H	0	• 0	0	0	0	0	0	0 ·
			PWM3 0:Stop 1:Start	TC3 0 : Stop 1 : Start	PWM1 0:Stop 1:Start	PWM0 0:Stop 1:Start	PWM2 0 : Stop 1 : Start	TC2 0:Stop 1:Start	TC1 0:Stop 1:Start	TCO 0:Stop 1:Start
			r.start	PWM01M	CFRTRGS	SYNCPO	PWMSEL	PWMPO2	PWMPO1	PWMPO0
				R/W	R/W	R/W	R/W	R/W	R/W	R/W
	PWM			0	0	0	0	0	0	0
PWMCR	Control Reigster	F793H .		PWM0/PWM1 Carrier Frequency Selection 0: 20.83 kHz 1: 41.67 kHz	CAPFR (P37) Trigger Edge Selection 0:↑	CSYNC Input Polarity Selection 0 : Positive 1 : Invert	PWM2/PWM3 (P74) Output Selection 0 : PWM2 1 : PWM3	PWM2/PWM3 Output Polarity Selection 0 : Positive 1 : Invert	-	PWM0 Output Polarity Selection 0 : Positive 1 : Invert
			PWM1OC	PWM0OC	P37OC	P24OC	P23OC	P22OC	P210C	P20OC
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	RAW
	Open-		0	0	0	0	0	0	0	0
Cor	drain Control Register 1	F789H	PWM1 Output Control O: Push-pull 1: Open- drain	PWM0 Output Control Q : Push-puil 1 : Open- drain	P37 Output Control 0 : Push-pull 1 : Open- drain	P24 Output Control 0 : Push-pull 1 : Open- drain	P23 Output Control 0 : Push-pull 1 : Open- drain	P22 Output Control 0 : Push-pull 1 : Open- drain	P21 Output Cantrol 0 : Push-pull 1 : Open- drain	P20 Output Control 0 : Push-puli 1 : Open- drain

MCU90-608

#### (2) 8-bit PWM (PWM2)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
	PWM2		PWM2D7	PWM2D6	PWM2D5	PWM2D4	PWM2D3	PWM2D2	PWM2D1	PWM2D0
PW2DR	Data	FFD9H				·	v	·	L	4
	Register		*	*	*	*	*	*	*	*
			<b>PWM3RUN</b>	T3RUN	PWM1RUN	PWMORUN	PWM2RUN	T2RUN	TIRUN	TORUN
70.00	Timer		R/W	R/W	R	w	R/W	R/W	R	w
TRUN	Start Control	FFD4H	0	0	0	0	0	0	0	0
	Register		PWM3 0:Stop 1:Start	TC3 0 : Stop 1 : Start	PWM1 0:Stop 1:Start	PWM0 0 : Stop 1 : Start	PWM2 0 : Stop 1 : Start	TC2 0:Stop 1:Start	TC1 0:Stop 1:Start	TC0 0:Stop 1:Start
				PWM01M	CFRTRGS	<b>SYNCPO</b>	PWMSEL	PWMPO2	PWMPQ1	PWMPO
	PWM Control	F793H		R/W	R/W	R/W	R/W	R/W		R/W
PWMCR				0	0	0	0	0	0	0
	Register	F793H		PWM0/PWM1 Carrier Frequency Selection 0: 20.83 kHz 1: 41.67 kHz	CAPFR (P37) Trigger Edge Selection 0 : ↑ 1 : ↓	CSYNC Input Polarity Selection 0 : Positive 1 : Invert	PWM2/PWM3 (P74) Output Selection 0 : PWM2 1 : PWM3	PWM2/PWM3 Output Polarity Selection 0 : Positive 1 : Invert	PWM1 Output Polarity Selection 0 : Positive 1 : Invert	PWM0 Output Polarity Selection 0 : Positive 1 : Invert
						P74OC	P56OC	P550C	P53OC	P52OC
	Open-					R/W	R/W	R/W	R/W	R/W
ODMCR2	drain	F78AH				0	0	0	0	0
	drain Control Register 2					P74 Output Control 0 : Push-pull 1 : Open- drain	P56 Output Control 0 : Push-puli 1 : Open- drain	P55 Output Control 0 : Push-puil 1 : Open- drain	P53 Output Control 0 : Push-pull 1 : Open- drain	P52 Output Control 0 : Push-pu 1 : Open- drain



MCU90-609

#### (3) 14 bit PWM (PWM3)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
	PWM3		PWM3D7	PWM3D6	PWM3D5	PWM3D4	PWM3D3	PWM3D2	PWM3D1	PWM3D0
PWM3DRL	Lower	F788H		<u>+</u>	•	·	v v			
	Data Register		*	*	*	*	*	*	*	*
•	PWM3	·			PWM3D13	PWM3D12	PWM3D11	PWM3D10	PWM3D9	PWM3D8
PWM3DRH	Higher	F78CH				<u> </u>	V	N	<u> </u>	
	Data Register				*	*	*	*	*	*
		·	PWM3RUN	T3RUN	PWM1RUN	PWMORUN	PWM2RUN	T2RUN	TIRUN	TORUN
	Timer Start		R/W	R/W	R	/w	R/W	R/W	R	w
TRUN	Control	FFD4H	0	0	0	0	0	0	0	<u>i</u> 0
inon	1	11040	PWM3	тсз	PWM1	PWM0	PWM2	TC2	тсо	TC1
	Register		0 : Stop	0 : Stop	0 : Stop	0 : Stop	0 : Stop	0 : Stop	0 : Stop	0 : Stop
	.		1 : Start	1 : Start	1 : Start	1 : Start	1 : Start	1 : Start	1 : Start	1 : Start
	1			PWM01M	CFRTRGS	SYNCPO	PWMSEL	PWMPO2	PWMPO1	PWMPO
				R/W	R/W	R/W	R/W	R/W	R/W	R/W
	PWM			0	0	0	0	0	0	0
				PWM0/PWM1	CAPFR (P37)	CSYNC Input	PWM2/PWM3	PWM2/PWM3	PWM1	PWM0
PWMCR	Control	F793H		Carrier	Trigger Edge	Polarity	Output	Output	Output	Output
	Register			Frequency	Selection	0 : Push-Pull	Selection	Polarity	Polarity	Polarity
				Selection	0: ↑	1: Open-	0 : PWM2	Selection	Selection	Selection
,	l i			0 : 20.83 kHz	1:4	drain	1 : PWM3	0 : Positive	0 : Positive	0 : Positive
				1: 41.67 kHz				1 : Invert	1 : Invert	1 : invert
						P74OC	PS6OC	P55OC	P53OC	P520C
						R/W	R/W	R/W	R/W	RW
ODMCR2	Open-drain					0	0	0	0	0
	Control	F78AH			:	P74 Output	P56 Output	P55 Output	P53 Output	P52 Output
						Control	Control	Control	Control	Control
	Register2					0 : Push-Pull	0 : Push-Pult	0 : Push-Pull	0 : Push-Puli	0 : Push-Pu
						1 : Open-	1 : Open-	1 : Open-	1: Open-	1 : Open-
						drain	drain	drain	drain	drain

,

MCU90-610

🔳 9097249 0043877 863 📕

### 6.2.10 VISS / VASS Detection Circuit (VIVA)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
			"0"	"0"	"0"	<b>"</b> 0"		CTLDTY	VISSEL	VASSFL
			R/W	R/W	R/W	R/W			R	•
	VISS/		0	0	0	0		*	0	0
VIVACR1	VASS Control Register 1	FFF4H	Always Write "0"	Always Write "0"	Always Write "0"	Always Write "0"		CTL duty discriminating Output Monitor 0 : CTLduty 2 50 % 1 : CTLduty 5 50 %	VISS Detection flag 0: – 1: VISS detect	VASS Detection flag 0: – 1: VASS detect
			PCTLPO	PCTLCKS	CDIV	MSK	VISS3	VISS2	VISS1	VISSO
			R/W	R/W	R/W	RAW		R/	w	
	VISS/		0	0	0	0	0	0	0	0
VIVACR2	VASS Control Register 2	FFFSH	Polarity	CTL Duty discriminating Circuit Source Clock Selection 0 : Manual Switch 1 : Automatic Switch		CFGA Input Mask Control 0 : Mask 1 : Bypass	Setting compa Setting 4-bit d	rator data of Vi ata 0H to FH	ISS detection ci	rcuit
			VASS7	VASS6	VASS5	VA\$\$4	VASS3	VASS2	VASS1	VASSO
				·····		q	1			•
	VASS		*	*	*	*	*	*	*	*
VASSDR	Data	FFF8H				VASS Data I	ower 8-bit			
	Register		VASS15	VASS14	VASS13	VASS12	VASS11	VASS10	VASS9	VASS8
						F	l			
			*	*	*	*	*	*	*	*
					·	VASS Data H	ligher 8-bit			
			PCTLCK1	PCTLCK0	PCPR5	PCPR4	PCPR3	PCPR2	PCPR1	PCPRO
	Capture		R/	w	_		R/	w		
CAPICR2	Input	FFF6H	0	0	0	0	0	0	0	0
	Control Register 2		CTL Duty Discr Circuit Source Selection 00 : TBC3 10 : 01 : TBC5 11 :	Clock		mable clock div j 1/1 to 1/64 froi		10), CTLOUT (fro	om CTL amp}, C	FGA (from
			CAP2T (CFG)	CAP1T (DFGPG)	CAPCL	VISERS	VASFRS	TPRSO	CFGCL	CAFRS
	Capture		R	R	RAW	R/W	RAW	R/W	RAW	R/W
CAPCR	Control	FFBEH	0	0	0	0	0	0	0	0
	Register		CAP2 Trigger Input Status 0 : No Trigger Input 1 : Trigger Input	CAP1 Trigger Input Status 0 : No Trigger Input 1 : Trigger Input	CAP1/CAP2 Status Clear 0 : – 1 : Clear	VISS Detection flag 0: – 1: Clear	VASS Detection flag 0 : – 1 : Clear	TPGO FIFO Address 0 : – 1 : Clear	CFG flag Clear 0 : - 1 : Clear	CAP0 FIFO Counter / Status 0 : – 1 : Clear

MCU90-611

MM 9097249 0043878 7TT MM

SYMBOL	NAME	Addr.	7	6	Ś	4	3	2	1	0
			CRMOD	"0"	VTPE34	DFFPO1	DFFPO0	COMPS	CRPO	НАРО
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Head Amp		0	0	0.	0	0	0	0	0
HACR	Control Register	F794H	CR/HA Outpit (P22/P23) COMPIN Input (P43) 0 : Disable 1 : Enable	Always write "0"	VTP3 (P22) /VTP4 (P23) Trigger Edge Selection 0:↑ 1:↓	TPG03 Input Polarity Switch 0 : Positive 1 : Negative	, ,	COMPIN (P43) Input 0 : Disable 1 : Enable	CR Output Polarity Switch O : Positive 1 : Negative	HA Output Polarity Switch 0 : Positive 1 : Negative
			AFFMIX	SCLK1E	RXD1E	SWPE	BLKE	TXD1E	RGBE	DOTXE
			R/W	R/W	R/W	R/W		R/	w	
	P4 Port		0	0	0	0	0	0	0	0
P4MR	Mode Register	F785H	AFF Signal (TPG01) Mix Control 0 : ON 1 : OFF	SCLK1 Output (P57) 0 : Disable 1 : Enable	RXD1 Input (P45) 0 : Disable 1 : Enable	Output	BLK Output (P42) 0 : Disable 1 : Enable		R/G/8 Output 0 : Disable 1 : Enable	Dot clock frequency (P40/P41) 0 : Disable 1 : Enable

#### 6.2.11 Head Amp / Color Rotary Control Circuit

#### 6.2.12 Sync Signal Separator Circuit (CSYNC)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1 1	0
			AVDPO	AHDPO	MDET1	MDETO	SYNCDET	HSEN	MASK	
			F			R		R/W	R/W	
			0	0	1	0	0	0	0	
			VDIN Input	HDIN Input	Mute	Mute	SYNC Signal	SYNC Control	V.SYNC mask	
	CSYNC		Switch	Switch	Detection	Detection	Detection	of H Puise	control	
CSYNCR	Control	FFFDH	0 : Positive	0 : Positive	Flag	Flag	Flag	0:Non-	0:-	
	Register		1 : Invert	1 : invert	0 : Mute	0 : Mute	0 : Mute	synchronize	1 : Release	
		1			detection	detection	detection	HP with	masking	ŧ
					1 : Normal	1 : Normal	1 : Normal	Csync		4
						1		1:Synchronize		į
						[		HP with		1
								Csync		
				PWM01M	CFRTRGS	SYNCPO	PWMSEL	PWMPO2	PWMPO1	PWMP00
				R/W	R/W	R/W	R/W	R/W	R/W	R/W
				0	0	0	0	0	0	0
	PWM			PWM0/PWM1	CAPFR (P37)	CSYNC Input	PWM2/PWM3	PWM2/PWM3	PWM1	PWM0
PWMCR	Control	F793H		Carrier	Trigger Edge	Polarity	(P74) Output	Output	Output	Output
	Register		1	Frequency	Selection	Selection	Selection	Polarity	Polarity	Polarity
			1	0 : 20.38 kHz	0: <b>↑</b>	0 : Positive	0 : PWM2	Selection	Selection	Selection
				1 : 41.67 kHz	]1÷↓	1 : Invert	1 : PWM3	0 : Positive	0 : Positive	0 : Positive
			1					1 : Invert	1 : Invert	1 : Invert

### 6.2.13 Psudo-Vsync Output Signal Circuit (PV / BLK)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
			XOON	N	"0"	BLKMIX	РНМІХ	PVSEL2	PVSEL1	PVSELO
			R/W	R/W	R/W	R/W	R/W		R/W	
	PV		0	0	0	0	Q	0	0	0
PVCR	Control Register	F799H	XI/XO Oscillation or VDIN Input 0 : Disable 1 : Enable	•	Always write "0"	With BLK Signal (from OSD) 0 : Mix 1 : Not mix	With HP Signal (from CSYNC) 0 : Not mix 1 : Mix	Select the out Select the out	put format PV put format on C	) (H) to 7 (H)

MCU90-612

I 90972490043879636 🛲

_

### 6.2.14 On Screen Display Control (OSD)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
			CMD1	CMD0	TCEN	DISPON	EXT/INT	4/3	50/60	P/N
			R/	w	R/W	R/W	R/W		R/W	
			0	0	0	0	0	0	0	0
OSDCR	OSD Control Register	FFCEH	Blinking mode with (ODSMR4		Dat Clock (TC) Control 0 :Stop 1 :Enable	Display Output Enable 0 : Stop 1 : Enable	Display synchroniza- tion 0 : Interrnal mode 1 : External mode	Color Data Frequency Selection 0 : 3.58 MHz 1 : 4.43 MHz	Vertical Frequency Selection 0 : 60 Hz 1 : 50 Hz	PAL/INTSC 0 : NTSC 1 : PAL
	Display		OSDA7	OSDA6	OSDA5	OSDA4	OSDA3	OSDA2	OSDA1	OSDA0
OSDADR	RAM Address	FFCFH					w	4 <u></u>	4	<b>.</b>
OJDADK	Setup	rrem	0	0	0	0	0	0	0	0
	Register				Address for Dis	splay RAM or OS	SD mode registe	er (FDH to F7H)	I	
	Display		OSDD7	OSDD6	OSDDS	OSDD4	OSDD3	OSDD2	OSDD1	OSDDO
OSDDBR	RAM Data	FFD0H				R/	w		······	
OJOOBA	Buffer	FFOUN	0	0	0	0	0	0	0	0
	Register			D	ata buffer for I	Display RAM or I	OSD mode regis	ster (FOH to F7H	) )	
	Display		CD7	CD6	CDS	CD4	CD3	CD2	CD1	CD0
CHARD0 to	RAM (character	0000H				VV	v	d.,		_ <u>_</u>
CHARD239	code	to 00EFH	*	*	*	*	*	*	*	*
	register>				Character	code (252 chara	icter code + 4 b	lank code)	<b></b>	-1
			POSV3	POSV2	PO\$V1	POSV0	РОЅНЗ	POSH2	POSH1	POSHO
	OSD			v	v		1	<u>،</u> ۷	N	·······
OSDMR0	Mode Register 0	00F0H	0	0	0	0	0	0	0	0
	hegistero		Vertical start p				Horizontal sta		•	
· · · · · · · · ·			FSV1	ng position ( X 4	· ·			ing position (x	·/···	
				FSVO	FSH1	F\$HQ	CSV1	CSVO	CSH1	CSH0
OSDMR1	OSD		0	V				· · · · · · · · · · · · · · · · · · ·	<b>v</b>	
USDIVIKT	Mode Register 1	00F1H	U Character size	0	0 Character size	0 of 1st line	0 Character (170	0 of 2nd to 10th	0 Characteria	0 of 2nd to 10th
			vertical size ( x			ze (× 1, 2, 3, 4)		ze (× 1, 2, 3, 4)		tal size ( x 1, 2,
			MSL3	MSL2	MSL1	MSLO	NSL3	NSL2	NSL1	NSLO
OSDMR2	OSD Mode	00F2H			v				N	
	Register 2	001211	0	0	0	0	0	0	0	0
				Mth	Line			Nth	Line	
			SPACE1	SPACEO	GLD1	GLDØ	NLD1	NLD0	FLD1	FLD0
			v	v		N		N		w
	OSD		0	0	0	0	Û	0	0	0
OSDMR3	Mode Register 2	00F3H	Line space		General	General back	M to N line	M to N line	General	General back
	Register 3		00 :0HD 01 :1HD		flinking 0 :OFF	screen of character	flinking 0 : OFF	back screen	flinking	screen of
			10:2HD		1:0N	0:OFF	1:0N	of character 0 : OFF	0 : OFF 1 : ON	character 0 : OFF
			11:3HD			1 :ON		1:0N		1:0N

.

MCU90-613

and the second second

M 9097249 0043880 358 M

#### TMP90CR74A

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
	<u> </u>		CB/ĈF	FCPH2	FDPH2	FEPH2	MOD	BLINK2	BLINK1	BLINKO
				v	v	•	w	w	<u>۱</u>	v
			0	0	0	0	0	0	0	0
OSDMR4	OSD Mode Register 4	00F4H	Color select by blinking code 0 : Character color 1 : Back screen color	PH2 of blank code FCH Coloring the characters (character background) depend on blank code FCH	PH2 of blank code FDH Coloring the characters (character background) depend on blank code FDH	PH2 of blank code FEH Coloring the characters (character background) depend on blank code FEH	Display character style Blinking mode is related with <cmd1,0> bit in OSDCR register</cmd1,0>	Blinking time (0 : 25/tV [s] 1 : 26/tV [s]	Blinking duty 00 : Blinking O 01 : 1/4 duty 10 : 2/4 duty 11 : 3/4 duty	FF
			BGOFF	BGPH2	BGPH1	BGPH0	CBOFF	СВРН2	СВРН1	СВРНО
			w		w		w		w	
	OSD		0	0	0	0	0	0	0	0
OSDMR5	Mode Register 5	00F5H	Color of back screen 0 : ON 1 : OFF	Coloring of ba 8 colors at eac	ck screen t 45 deg. (0 to 7	н)	Color of character background 0 : ON 1 : OFF	-	icter backgound t 45 deg. (0 to 7	
			"0"	YL2	YLI	YLO	CFOFF	СҒРН2	СЕРН 1	CFPH0
	050		w.		w		w		w	
OSDMR6	OSD Mode	00F6H	0	0	0	0	0	0	0	O
	Register 6		Alway write "0"	Brightness leve Selecting from			Coloring of character 0 : ON 1 : OFF	Character colo 8 colors at eacl	r h 45 deg. (0 to 7	H)
			SPON	SMOOTH	EQON	NONINT	RATIOHV	PVEN	AVDEN	AHDEN
			w	w	w	۱ N	v	w	w	w
			0	0	0	0	0	0	0	0
OSDMR7	OSD R7 Mode 00F7H Register 7	00F7H	Character back screen between lines 0 : Disable 1 : Enable	Smoothing 0 : Disable 1 : Enable	Equivalent pulse in non-interlace 0:ON 1:OFF	Setting frquen between VD a full page mode The frequency HD and VD res OSDCR <50 / 6 <noint> and <ratiohv>.</ratiohv></noint>	nd HD while e ratio between ults from 60 > ,	VD input switching 0 : VDIN or VSD from Csync 1 : TPG04	External VDIN Input 0 : Disable 1 : Enable	External HDIN Input 0 : Disable 1 : Enable
			XOON	S/N	"0"	BLKMIX	PHMIX	PVSEL2	PVSEL1	PVSELO
			R/W	R/W	R/W	R/W	R/W		R/W	
	PV		0	0	0	0	0	0	0	0
PVCR	Control Register	F799H	XI/XO Oscillation or VDIN Input 0 : Disable 1 : Enable	SC/SY Output (P46/P47) 0 : Disable 1 : Enable	Always write "0"	With BLK Signal (from OSD) 0 : Mix 1 : Not mix	With HP Signal (from CSYNC) 0 : Not mix 1 : Mix	Select the out Select the out	put format PV put format on 0	(H) to 7 (H)
			AFFMIX	SCLK1E	RXD1E	SWPE	BLKE	TXD1E	RGBE	DOTXE
			R/W	R/W	R/W	RAW	R/	w	R/	w
P4MR	P4 Port Mode Register	F785H	0 AFF signal mix control 0 : ON 1 : OFF	0 SCLK1 output 0 : Disable 1 : Enable	0 RXD1 input (P45) 0 : Disable 1 : Enable	0 VASWP output 0 : Disable 1 : Enable	0 BLK output (P42) 0 : Disable 1 : Enable	0 TXD1 output (P42) 0 : Disable 1 : Enable	0 R/G/B output R/W (P47/P46/P45) 0 : Disable 1 : Enable	0 Dot clock frequency 0 : Disable 1 : Enable
			AVDPO	AHDPO	MDET1	MDET0	SYNCDET	HSEN	MASK	
			R/	w		R		R/W	R/W	
CSYNCR	CSYNC Control Register	FFFDH	0 VDIN Input Switch 0 : Positive 1 : Invert	0 HDIN Input Switch 0 : Positive 1 : Invert	1 Mute Detection Flag 0 : Mute detection 1 : Normal	0 Mute Detection Flag 0 : Mute detection 1 : Normal	0 SYNC Signal Detection Flag 0 : Mute detection 1 : Normal	0 SYNC Control of H Pulse 0: Non- synchronize HP with Csync HP with Csync	masking	

MCU90-614

9097249 0043881 294 🖿

#### 6.2.15 Serial Channel

(1) Serial channel 0 (SIO0)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
			FFOSI	SORES	S0MD1	SOMDO	SIFTO	CLKOSI	SCKOS	SIODE
			R	R/W	R	w	R/W	RAW	R/W	RAW
			1	0	0	0	0	0	0	0
SCOCR	Serial Channel 0 Mode Register	FFDFH	monitor flag	1	Serial mode se 00 :Transmit r 01 :Receive m 10 : – 11 :Transmit/e	node ode	Serial shift edge select 0 : Leading (Falling) edge 1 : Trailing (Rising) edge	Serial internal clock rate select 0 : TBC4 1 : TBC7	Serial clock select 0 :Internal clock 1 :External clock	Serial transfe enable / disable 0 : Disable 1 : Enable
	Serial		TR807	TRB06	TRBOS	TRB04	TRB03	TRB02	TRB01	TRBOO
SCOBR	Channel 0 Buffer	FFDEH				R	w.		<b>,</b>	
	Register		*	*	*	*	*	*	*	*

#### (2) Serial channel 1 (SIO1)

SYMBOL	NAME	Addr	7	6	5	4	3	2	1	0
			FF1SI	SIRES	\$1MD1	\$1MD0	SIFT 1	CLK1SI	SCK1S	\$IO1E
			R	R/W	R	w	R/W	R/W	R/W	R/W
			1	0	0	0	0	0	0	0
SCICR	Serial Channel 1 Mode Register	FFE1H	-	terminate	Serial mode se 00 :Transmit n 01 :Receive m 10 : – 11 :Transmit/r	node ode	Serial shift edge select 0 : Leading (Falling) edge 1 : Trailing (Rising) edge	Serial internal clock rate select 0 : TBC4 1 : TBC7	Serial clock select 0 : Internal clock 1 : External clock	Serial transfe enable / disable 0 : Disable 1 : Enable
	Serial Channel 1		TRB17	TRB16	TRB15	TRB14	TRB13	TRB12	TRB11	TRB10
SC18R	Buffer	FFEOH				F	Ŵ		* - · · · · · · · · · · · · · · · · · ·	•
	Register		*	*	*	*	*	*	+	*

MCU90-615

- -

MCU90-616

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
			"0"	"0"	"0"	АСК	СНS		SCK	
				w		R/W	R/W		w	
						0	0	0	0	0
SBICR1	Serial Bus Interface Control Register 1	FFE2H	Always write "0"	Always write "0"	Always write *0"	Set of Acknowledge bit 0 :Output 1 to SDA 1 :Output 0 to SDA	0 : Channel 0 (SCL0 / SDA0)	Frequency (f _{sc} 000 : fc/2 ⁶ (250 001 : fc/2 ⁷ (125 010 : fc/2 ⁸ (62. 011 : fc/2 ⁹ (31.	) kHz)  100 : fc/; ; kHz)  101 : fc/; 5 kHz} 110 : fc/;	2 ¹⁰ (15.6 kHz) 2 ¹¹ (7.8 kHz)
	Serial Bus		DBRD7	DBRD6	D8RD5	D8RD4	DBRD3	DBRD2	DBRD1	DBRD0
	interface					R/1	w			
SBIDBR	Data Buffer	FFE3H	0	0	0	0	0	0	0	0
	Register				<u> </u>	Data B	Buffer			•
			SA6	\$A5	SA4	SA3	SA2	SA1	SA0	ALS
					*	· v	v	•		
			0	0	0	0	0	0	0	0
12CAR	I ² C BUS Address Register	FFE4H				Slave Address				Address recognition mode specification 0 : Recognize 1 : Not recognized
			MST	TRK	BB	PIN	SB	м	"0"	"0"
			R/W	R/W	R/W	R/W	v	N	۱	N
			0	0	0	1	0	0	*	*
	Serial Bus Interface		(W) Master / slave selection, (R) Status monitor 0 : Slave 1 : Master	(W) Transmit / receive selection, (R) Status monitor 0 : Receiver 1 : Transmitter	stop generation, (R) I ² C bus status monitor 0 : (W) Stop condition,	(W) Clear interrupt service request (R) Monitor interrupt service request state	Serial bus inter operating mod 00 : Port mode interface o 01 : SIO mode 10 : I ² C bus mod 11 : Don't use	de selection (serial bus hutput disable)	Always write <b>"</b> 0"	Always write "0"
SBICR2	Control Register 2	FFESH			(R) Bus free 1 : (W) Start condition,	0 :(W) – (R) Interrupt				

(R) Bus busy

service being request : (W) Interrupt service request cleared (R) Cleared state

#### 6.2.16 Serial Bus Interface (SBI)

(1) I²C BUS Mode

#### TMP90CR74A

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
								AAS	AD0	LRB
			· ·					R	R	R
			*	*	*	*	*	*	*	*
SBISR	Serial Bus Interface Status Register	FFESH						Slave address match detection monitor 0 : – 1 : Slave address match or "GENERAL CALL" detected	CALL"	Last received bit monitor 0 : Last received b "0" 1 : Last received b "1"

MCU90-617

9097249 0043884 TT3 🖿

### 🛛 9097249 0043885 93T 🖿

#### MCU90-618

	F		1/K		FACK				I BILE	1
			w		w		w		w	
	}		0	0	0	0	0	0	0	0
I2CFCR1	CFDBR CFDBR CFDBR	FFE6H		Serial clock fre 000 : fc/26 (250 001 : fc/27 (12)	1 equency (fSCL) s 0 kHz) 100 : fc/ 5 kHz) 101 : fc/ 5 kHz) 110 : fc/	election 2 ¹⁰ (15.6 kHz) 2 ¹¹ (7.8 kHz)	Data transfer mode 0 : 8-byte data	Number of tra 000 : 1 Byte 001 : 2 Byte 010 : 3 Byte		e e
			mode 1 : Transmit mode	011 : fc/2 ^g (31)	2 kHz) 111 : -		transfer mode 1 : Continue transfer	011 : 4 Byte	111 : 8 Byt	e
			START	STOP	СНЅ	INT			RST	
			w	w	w	w			w	
			1	1	0	1	*	*	1	*
I2CFCR2	FIFO Control	FFE7H	FIFO Buffer Transfer Start 0 : Start or Restart 1 : -	FIFO buffer Stop 0 : Stop 1 : –	I/O channel selection 0 : Channel 0 (SCL0, SDA0)	Next transfer start of continue data trans mode 0 : Next			I ² C BUS or FIFO ctonrol circuit system reset 0 : Reset	
			·, -		1 : Channel 1 (SCL1, SDA1)	transfer start 1 : -		* * * * *	1:-	
			SDA	END	СНЅ	BUSY	FULL	ЕМРТҮ	ERROR	AKERF
				<b>.</b> .		F	<u>۱</u>	· · · ·		-
			*	0	0	0	0	0	0 ansfer words 100 : 5 Byt 101 : 6 Byt 110 : 7 Byt 111 : 8 Byt 112	0
I2CFSR1	1 1	FFE7H	SDA bus monitor 0 : SDA line is low level	FIFO buffer status flag 0 : – 1 : Transfer	I/O channel monitor 0 : Channel 0 1 : Channel 1	FIFO buffer transfer status monitor	FIFO buffer full/receive end monitor 0 : -	FIFO buffer empty / transfer-end monitor	start condition	Detect Acknowle error 0 : –
	Register 1	·	1 : SDA line is high level			0 : – 1 : Transfer	1 : FIFO	0 : - 1 : FIFO buffer empty / transfer- end	0:-	1 : Error
	IDC PLIC		FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0
	1					R/	w			
I2CFDBR	1 1	FFE8H	*	*	*	*	*	*	*	*
	Register				• • • • • • • • • • • • • • • • • • • •	FIFO Buffe	er Register	• • • • • • • • • • • • • • • • • • • •	· · · · · · · · · · · · · · · · · · ·	
			NOMAT	LRBM			÷			:
				R			:	:	:	-
			0	1						
I2CFSR2	I ² C BUS FIFO Status Register 2	FFE9H	SCL pin output and SCL line match monitor 0 : –	Last received bit monitor 0 : Last received bit "0" 1 : Last						
			1 : SCL line is "L" level by slave device	received bit "1"						

5

FSCK

4

3

CONT

2

6

### TOSHIBA

NAME

Addr.

7

T/R

device

SYMBOL

#### TMP90CR74A

0

1

**BYTE** 

#### (2) SIO mode

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
			SIOS	SIOINH	SIC	ЭM	СНS		SCK	
			w	w	v	N	R/W		w	
			0	0	0	0	0	0	0	0
	Serial Bus		Transfer start	Transfer	Transfer mode	selection	I/O channel	Serial clock free	-	-
SBICR1	Interface Control Register 1	FFE2H	/stop 0:Stop 1:Start	forced stop 0 : – 1 : Forced stop	00 :Transmit n 01 :Don't use 10 :Transmit / 11 :receive mo	node receive mode	selection 0 : Channel 0 (SCLK2,	000 : fc/2 ⁶ (250 001 : fc/2 ⁷ (125 010 : fc/2 ⁸ (62.) 011 : fc/2 ⁹ (31.)	kHz) 100 : fc/2 kHz) 101 : fc/2 5 kHz) 110 : fc/2	¹⁰ (15.6 kHz) ¹¹ (7.8 kHz) ¹² (3.9 kHz)
			DBRD7	DBRD6	DBRD5	DBRD4	D8RD3	DBRD2	DBRD1	DBRDO
	Serial Bus Interface					L	i			
\$BIDBR	Data Buffer	FFE3H	*	*	*	*	*	*	*	*
	Register			<b>4</b> ·····	1. <u>.</u>	Data 6	Buffer			
			"0"	"0"	~0″	"1"	SB	M	"0"	"0"
				•		v	v			• • • • •
	Serial Bus		*	*	*	*	0	0	*	*
SBICR2	Interface	FFESH		Always write *0	-	Always write "1"	Serial bus inter operation mod 00 : Port mode 01 : SIO mode 10 : I ² C bus mo 11 : Don't use	le selection	Always	write "O"
					;		SIOF	SEF		
								र		
			*	*	*	*	0	0	*	*
SBISR	Serial bus Interface Status Register	FFESH					Serial transfer operating status monitor 0 : Transfer terminated 1 : Transfer in process	operating status monitor 0 : Shift		

MCU90-619

9097249 0043886 876

### 6.2.17 8-bit A/D Converter Circuit (A/D)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0		
			"1"	EOCF	ADBF	ADS	ADCH3	ADCH2	ADCH1	ADCH0		
			R/W	1	 ۲	R/W		R/	w			
			1	0	0	0	0	0	0	0		
			Always write	A/D	A/D	A/D	Analog channe	el selection				
	A/D		"1"	conversion	conversion	conversion	0000 : AINO 0	011 : AIN3 011	0 : AIN6 1001 :	AIN9		
	Converter			flag	busy flag	start	0001:AIN1 0	0100 : AIN4 0111 : AIN7 1010 : PDP				
ADMOD	Control	FFDCH		0 : A/D	0:A/D	0:-	0010 : AIN2 0	101 : AIN5 1000 : AIN8 1011 : PDM				
	Register			conversion	conversion	1:A/D			(11**:	reserved)		
				in process	non-busy	conversion						
				1:A/D	(stop)	start						
				conversion	1:A/D							
				terminat-	conversion							
				ed	busy							
	A/D		ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0		
ADREG	Comparato	FFDDH		••••••		R	I	•	•	•		
	r Register		*	*	*	*	*	. *	*	*		

MCU90-620

**9097249 0043887 702 🗰** 

#### 6.2.18 Servo Control Amplifier

(1) CTL Amplifier

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
		-	DIRE	DIRFLG	ĊTLPO	CTRGE	PDMON	PDPON	INDEX	REC
			R/W	R	R/W	R/W	RAW	R/W	R/	N
			0	0	0	0	0	0	C	
	Servo Amp		INTDIR	<b>DIR detection</b>	Polarity	CTLOUT auto-	CTL(-)	CTL(+)	Record mode	
SACR1	Cantrol Register 1	FFF1H	interrupt request 0 : Disable 1 : Enable	flag 0 : CFGB ahead of CFGA 1 : CFGA ahead of CFGB	switch of CTL 0 : Positive (forward) 1 : Invert (reverse)	reset function 0 : OFF 1 : ON	shumit selection 0 : Manual 1 : Peak hold	shumit selection 0 : Manual 1 : Peak hold	00 :Reproducir *1 : Recording 10 :Index mod	mode
			PHSPUP	CAMP2	CAMP1	CAMPO	\$MTM1	SMTM0	SMTP1	SMTPO
			R/W	R/W	R/W	RAW	R/	w	R/	
	Servo Amp		0	0	0	0	0	0	0	0
SACR2	Control Register 2	FFF2H	Peak-hold mode select 0 : Normal recovery 1 : High speed recovery	CTL Amp 2 switch 0 : OFF 1 : ON	CTL Amp 1 switch 0 : OFF 1 : ON	CTL Amp 0 switch 0 : OFF 1 : ON	CTL Schmitt pli manual select 00 : – 100 mV 01 : – 200 mV	10 : - 300 mV	CTL Schmitt plu manual select 00 : + 100 mV 01 : + 200 mV	10 : + 300 mV
			IDIRS	<b>SW</b> PTB	SWPTA	AOUTS1	AOUTS0	CFGB\$	CFGAS	SWSHT
			R/W	R	w	R/	w	R/	w	R/W
	Servo Amp		0	0	0	0	0	0	0	0
SACR3	Control Register 3	FFF3H	INTDIR input select 0 : DIRFLG 1 : CFGB		election in 10 : 2.5 ms 11 : 3.0 ms	AMPOUT (P30 source select 00 :CTLOUT 01 :CFGA		CFGB amp shumit level 0 : ± 80 mv 1 : ± 120 mV	CFGA amp shumit level 0 : ±80 mV 1 : ± 120 mV	SWBS select 0 : Automatic control 1 : Always "ON"
			<b>~</b> 0"	"0"	"0 <b>"</b>	"0"	CFGBZ	CFGAZ	CFGPO	CTLOUT
				R.	w	•	RAW	R/W	R/W	R
			0	0	0	0	0	0	0	*
SACR4	Servo Amp Control Register 4	F796H		Always	write "0"	· · · · · · · · · · · · · · · · · · ·	FGB Schmit select 0 : Zero cross Schmit 1 : Manual Schmit	FGA Schmit select 0 : Zero cross Schmit 1 : Manual Schmit	Zero cross polarity select 0 : Positive 1 : Negative	CTL amp output status 0 : CTLOUT = "0" 1 : CTLOUT = "1"

MCU90-621 9097249 0043888 649

#### (2) CFG Amplifier

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
			DIRE	DIRFLG	CTLPO	CTRGE	PDMON	PDPON	INDEX	REC
			R/W	R	R/W	R/W	R/W	R/W	R	NV
			0	0	0	0	0	0		0
SACR1	Servo Amp Control Register 1	FFF1H	INTDIR interrupt request 0 : Disable 1 : Enable	DIR detection flag 0 : CFGB ahead of CFGA 1 : CFGA ahead of CFGB	Polarity switch of CTL 0 : Positive (forward) 1 : Invert (reverse)	CTLOUT auto- reset function 0 :OFF 1 :ON		CTL (+) shumit selection 0 : Manual 1 : Peak hold	Record mode 00 :Reproduci *1 : Recording 10 :Index mod	gmode
			IDIRS	SWPTB	SWPTA	AOUTS1	AOUTSO	CFGBS	CFGAS	SWSHT
			R/W	R/	w	R/	w	R	w	R/W
	Servo Amp		0	0	0	0	0	0	0	0
SACR3	Control Register 3	FFF3H	INTDIR input select 0 : DIRFLG 1 : CFGB		10 : 2.5 ms	AMPOUT (P30) source select 00 :CTLOUT 01 :CFGA	·	CFGB amp shumit level 0 : ±80 mv 1 : ±120 mV	CFGA amp shumit level 0 : ± 80 mV 1 : ± 120 mV	SWBS select 0 : Automati control 1 : Always "ON"
			"0 <b>"</b>	"0"	"0"	"0"	CFGBZ	CFGAZ	CFGPO	CTLOUT
				R/	w		R/W	R/W	R/W	R
	Servo Amp		0	0	0	0	0	0	0	*
SACR4	Control Register 4	F796H		Always v	vrite "O"		FGB Schmit select 0 : Zero cross Schmit 1 : Manual Schmit	FGA Schmit select 0 : Zero cross Schmit 1 : Manual Schmit	Zero cross polarity select 0 : Positive 1 : Negative	CTL amp output status 0 : CTLOUT = "0" 1 : CTLOUT = "1"

### 🖬 9097249 0043890 2T7 🖿

NCU	90-623	

MCUOO COO

	Register		0	0	0	0	0	0	0	0	
			P27C	P26C	P2SC	P24C	P23C	P22C	P21C	P20C	
	P2 port					R/	N				
P2CR	Control	F7B0H	0	0	0	0	0	0	0	0	
	Register					P2 port I/O C 0 : Input m 1 : Output	ode			<u></u>	
			RXD0E	TXD0E	SCLK0E	TP2E	TP1E	TPOE	TPG01E	TPG00E	
	D2 as at			R/W							
	P2 port		0	0	0	0	0	0	0	0	
P2MR	Mode	F781H	RXD0 Input	TXD0 Output	SCLKO VO	TP2 Output	TP1 Output	TP0 Output	TPG01	TPG00	
	Register		(P27)	(P26)	(P25)	(P24)	(P21)	(P20)	Output (P21)	Output (P20)	
			0 : Disable	0 : Disable	0 : Disable	0 : Disable	0 : Disable	0 : Disabie	0 : Disable	0 : Disable	
			1 : Enable	1 : Enable	1 : Enable	1 : Enable	1 : Enable	1 : Enable	1 : Enable	1 : Enable	
			VTP4E	VTP3E	CAPFRD	CAPFRD	TPG12E	TP3E	TO3E	CTLCFGE	
	n2 +		R/	w	RAW	R/W	R/W	R/W	R/W	R/W	
P3MR	P3 port	570311	0	0	0	0	0	0	0	0	
PSIVIK	Mode	F783H	VTP4 Output	VTP3 Output	CAPFR (P37)	CAPER	TPG12	TP3	тоз	AMP Output	
	Register		(P23)	(P22)	Data Register	Output (P37)	Output (P36)	Output (P36)	Output (P35)	(P30)	
	1		0 : Disable	0 : Disable		0 : Disable	0 : Disable	0 : Disable	0 : Disable	0 : Disable	
	1		1 : Enable	1 : Enable		1 : Enable	1 : Enable	1 : Enable	1 : Enable	1 : Enable	

#### (3) P2 port (1/2)

NAME

P2 port

Data

Addr.

FFC4H

7

P27

6

P26

SYMBOL

P2

NAME	Addr.	7	6	5	4	3	2	1	0
P1 port		P17	P16	P15	P14	P13	P12	P11	P10
Data	FFC2H				R/	w			
Register		0	0	0	0	0	0	0	0
		P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
P1 port					. v	v			
Control	FFC3H	0	0	0	0	0	0	0	0
Register				<u></u>	0 : Input m	node			
	P1 port Data Register P1 port Control	P1 port Data FFC2H Register P1 port Control FFC3H	P1 port P17 Data FFC2H 0 Register 0 P1 port P1 port 0 Control FFC3H 0	P1 port P17 P16 Data FFC2H Register 0 0 P17C P16C P1 port FFC3H 0 0	P1 port         P17         P16         P15           Data         FFC2H <td< td=""><td>P1 port         P17         P16         P15         P14           Data         FFC2H         R/         R/           Register         0         0         0         0           P1 port         P17C         P16C         P15C         P14C           P1 port         P17C         P16C         P15C         P14C           P1 port         Control         FFC3H         0         0         0           Register         FFC3H         0         0         0         0</td><td>P1 port         P17         P16         P15         P14         P13           Data         FFC2H         R/W         R/W           Register         0         0         0         0         0           P1 port         P17C         P16C         P15C         P14C         P13C           P1 port         P17C         P16C         P15C         P14C         P13C           P1 port         W         W         Control         FFC3H         0         0         0         0</td><td>P1 port         P17         P16         P15         P14         P13         P12           Data         FFC2H          R/W         R/W         R/W           Register         0         0         0         0         0         0           P1 port         P17C         P16C         P15C         P14C         P13C         P12C           P1 port         P17C         P16C         P15C         P14C         P13C         P12C           P1 port         V         V         V         V         V         V         V           Control         FFC3H         0         0         0         0         0         0         0         0           Register           P1 port I/O Control 0: Input mode         0: Input mode         0         0         0         0</td><td>P1 port         P17         P16         P15         P14         P13         P12         P11           Data         FFC2H         RW         RW         RW         RW           Register         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0</td></td<>	P1 port         P17         P16         P15         P14           Data         FFC2H         R/         R/           Register         0         0         0         0           P1 port         P17C         P16C         P15C         P14C           P1 port         P17C         P16C         P15C         P14C           P1 port         Control         FFC3H         0         0         0           Register         FFC3H         0         0         0         0	P1 port         P17         P16         P15         P14         P13           Data         FFC2H         R/W         R/W           Register         0         0         0         0         0           P1 port         P17C         P16C         P15C         P14C         P13C           P1 port         P17C         P16C         P15C         P14C         P13C           P1 port         W         W         Control         FFC3H         0         0         0         0	P1 port         P17         P16         P15         P14         P13         P12           Data         FFC2H          R/W         R/W         R/W           Register         0         0         0         0         0         0           P1 port         P17C         P16C         P15C         P14C         P13C         P12C           P1 port         P17C         P16C         P15C         P14C         P13C         P12C           P1 port         V         V         V         V         V         V         V           Control         FFC3H         0         0         0         0         0         0         0         0           Register           P1 port I/O Control 0: Input mode         0: Input mode         0         0         0         0	P1 port         P17         P16         P15         P14         P13         P12         P11           Data         FFC2H         RW         RW         RW         RW           Register         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

5

P25

4

P24

R/W

3

P23

2

P22

1

P21

0

P20

### (2) P1 port

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0			
	P0 port		P07	P06	P05	P04	P03	P02	P01	P00			
PO	Data	FFCOH		R/W									
<u>.</u>	Register		0	0	0	0	0	0	0	0			
			P07C	P06C	POSC	P04C	P03C	P02C	P01C	POOC			
	P0 port					v	v		•				
POCR	Control	FFC1H	0	0	0	0	0	0	0	0			
	Register		P1 port i/O Control 0 : Input mode 1 : Output mode										

### 6.2.19 Port

(1) P0 port

TOSHIBA

•

#### (3) P2 port (2/2)

SYMBOLP	NAMEP	Addr.	7	6	5	4	3	2	1	. 0
			TPE3	VASEL3	TPE2	VASEL2	TPE1	VASEL1	TPE0	VASELO
			RAW	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			0	0	0	0	0	0	0	0
TPCR	TP Control	FFDAH	TP3 (P36)	TP3 (P36)	TP2 (P24)	TP2 (P24)	TP1 (P21)	TP1 (P21)	TP0 (P20)	TP0 (P20)
	Register		Trigger Edge	Trigger	Trigger Edge	Trigger	Trigger Edge	Trigger	Trigger Edge	Trigger
			Selection	Selection	Selection	Selection	Selection	Selection	Selection	Selection
			0:1	0 : TPG03	0:↑	0 : TPG03	0:1	0 : TPG03	0:↑	0 : TPG03
			1:1	1: TPG01	1:1	1 : TPG01	1:↓	1 : TPG01	1:	1 : TPG01
			VTP3D	VTP2D	VTP1D	VTPOD	TP3D	TP2D	TP1D	TPOD
	TP Data		RAW	R/W	R/W	R/W	R/W	R/W	R/W	R/W
TPDR	Register	FFDBH	. 0	0	· · O	′ O	0	0	0	0
	gibter		VTP3 (P22)	VTP2 (P54)	VTP1 (P53)	VTP0 (P52)	TP3 (P36)	TP2 (P24)	TP1 (P21)	TPO (P20)
			Data Register	Data Register	Data Register	Data Register				
					VTP4D	P74	P73	P72	P71	P70
	P7 Port				R/W	R/W	R/W	R/W	R	R
P7	Data	FFC9H			0	0	0	0	*	*
	Register				VTP4 (P23)	P74	P73	P72	P71	P70
					Dața Register	Data Register	Data Register	Data Register	Data Register	Data Register
			CRMOD	"0"	VTPE34	DFFP01	DFFP01	COMPS	CRPO	НАРО
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			0	0	0	0	0	0	0	0
	Head Amp		CR/HA	Always write	VTP3 (P22)	TPG03 Input P	olarity Switch	COMPIN (P43)	CR Output	HA Output
HACR	Control	F794H	Output	"0"	/VTP4 (P23)	0 : Positive		Input	Polarity	Polarity
	Register		(P21/P23)		Trigger Edge	1 : Negative		0 : Disable	Switch	Switch
	, agiotes		COMPIN		Selection			1 : Enable	0 : Positive	0 : Positive
			input (P43)		0:↑				1 : Negative	1 : Negative
			0 : Disable		1:↓					
			1 : Enable							
			PWM10C	PWM0OC	P37OC	P24OC	P23OC	P22OC	P210C	. P20OC
			R/	w	R/W	R/W	R/W	R/W	R/W	R/W
	Open-drain		0	0	0	0	0	0	0	0
0044684		F789H	PWM1	PWM0	P37 Output	P24 Output	P23 Output	P22 Output	P21 Output	P20 Output
ODMCR1	Control	F/69H	Output	Output	0 : Puch-Puil	0 : Puch-Pull	0 : Puch-Pull	0 : Puch-Pull	0 : Puch-Pull	0 : Puch-Pull
	Register	•	Control	Control	1 : Open-	1 : Open-	1 : Open-	1 : Open-	1 : Open-	1: Open-
•			0 : Puch-Pull	0 : Puch-Puil	drain	drain	drain	drain	drain	drain
			1 : Open-	1 : Open-						
			drain	drain						

(4) P3 port (1/2)

٠

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0		
	P3 port		P37	P36	P35	P34	P33	P32	P31	P30		
P3 R	Data	FFC5H	R/W									
	Register		0	0	0	0	0	0	0	0		
			P37C	P36C	P35C	P34C	P33C	P32C	P31C	P30C		
	P3 port					R/	w					
P3CR	Control	F782H	0	0	0	0	0	0	0	0		
	Register	· · · · ·		•	· · · · · · · · · · · · · · · · · · ·	P3 port I/O C 0 : Input r		······································				
						1 : Output	mode					

MCU90-624

-----

🔳 9097249 004389l l33 🖿

#### (4) P3 port (2/2)

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
			VTP4E	VTP3E	CAPFRD	CAPFR	TPG12E	TP3E	TO3E	CTLCFGE
			R/W	R∕W	R/W	R/W	R/W	R/W	R/W	R/W 0 AMPOUT (P30) 0: Disable 1: Enable PWMPO0 R/W 0 PWM0 Output Polarity Selection 0: Positive 1: invert VASEL0 0 TP0 (P20) Trigger Selection 0: TP603 1: TP601 TP00 0 TP0 (P20) Data Registe HAPO R/W 0 HA Output Polarity Switch 0: Positive 1: Negative 0 P20 Output
	P3 port		0	0	0	0	0	0	0	0
P3MR	Mode	F783H	VTP4 Output	VTP3 Output	CAPFR (P37)	CAPER	TPG12	TP3 Output	TO3 Output	
	Register		(P23)	(P22)	Data Register	Output (P37)	Output (P36)	(P36)	(P35)	(P30)
			0 : Disable	0 : Disable		0 : Disable	0 : Disable	0 : Disable	0 : Disable	0 : Disable
			1 : Enable	1 : Enable		1 : Enable	1 : Enable	1 : Enable	1 : Enable	1 : Enable
				PWM01M	CFRTRGS	SYNCPO	WPMSEL	PWMPO2	PWMPO1	PWMPO0
				R/W	R/₩	R/W	R/W	R/W	R/W	R/W
	PWM			0	0	0	0	0	0	0
PWMCR	Control	F793H		PWM0/PWM1	CAPFR (P37)	CSYNC input	PWM2/PWM3	PWM2/PWM3	PWM1	PWM0
-				Carrier	Trigger Edge	Polarity	Output (P74)	Output	Output	Output
	Register	ter		Frequency	Selection	Selection	Selection	Polarity	Polarity	
				Selection	0:↑	0 : Positive	0 : PWM2	Selection	Selection	
				0:20.83 kHz 1:41.67 kHz	1:↓	1 : Invert	1: PWM3	0 : Positive	0 : Positive	1 · · ·
			TPE3	VASEL3	7060	MACELO	7051	1 : invert	1 : Invert	
					TPE2	VASEL2	TPE1	VASEL1	TPEO	VASELO
				w T			R/	· ·····		1
	TP Control		0	0	0	0	0	0	0	CTLCFGE R/W 0 CTLCFGE R/W 0 CTU (P30) 0: Disable 1: Enable 1: Enable 1: PWMPOO R/W 0 CUtput Polarity Selection 0: Positive 1: invert VASEL0 0 TP0 (P20) Trigger Selection 0: TPG01 TP00 Data Registe HAPO R/W 0 CTP0 (P20) R/W 0 CTP0 (P20) CTP0
TPCR	Register	FFDAH	TP3 (P36) Triograf Edge	TP3 (P36)	TP2 (P24)	TP2 (P24)	TP1 (P21)	TP1 (P21)	TP0 (P20)	
			Trigger Edge Selection	Trigger Selection	Trigger Edge Selection	Trigger Selection	Trigger Edge	Trigger	Trigger Edge	
				0 : TPG03		0 : TPG03	Selection 0 : ↑	Selection 0 : TPG03	Selection	1
			n: 1	1 : TPG01	1:1	1 : TPG01	1:1	1 : TPG01	0:↑ 1:↓	1
			VTP3D	VTP2D	VTP1D	VTP0D	TP3D	TP2D	TP1D	
	TP Data		R/W		R/W		RAW		R/W	1
TPDR	Register	FFDBH	0	0	0	0	0	0	0	0
			VTP3 (P22)	VTP2 (P54)	VTP1 (P53)	VTP0 (P52)	TP3 (P36)	TP2 (P24)	TP1 (P21)	TP0 (P20)
			Data Register	Data Register	Data Register	Data Register	Data Register	Data Register	Data Register	Data Register
			CRMOD	"0"	VTPE34	DFFP01	DFFP01	COMPS	CRPO	НАРО
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			0	0	0	0	0	0	0	0
	Head Amp		CR/HA	Always write	VTP3 (P22)	TPG03 Input P	olarity Switch	COMPIN (P43)	CR Output	HA Output
HACR	Control	F794H	Output	<b>*</b> 0*	/VTP4 (P23)	0 : Positive		Input	Polarity	Polarity
	Register		(P22/P23)		Trigger Edge	1: Negative		0 : Disable	Switch	Switch
	_		COMPIN		Selection			1 : Enable	0 : Positive	
			Input (P43)		0:↑				1 : Negative	1 : Negative
			0 : Disable		]1:↓					
			1 : Enable	4			1			ļ
			PWMIOC	PWM0OC	P37OC	P24OC	P23OC	P22OC	P210C	P20OC
				w	R/W	R/W	R/W	R/W	R/W	R/W
	Open-drain		0	0	0	0	0	0	0	
ODMCR1	Control	F789H	PWM1	PWMO	P37 Output	P24 Output	P23 Output	P22 Output	P21 Output	
			Output	Output	0 : Puch-Pull	0 : Puch-Pull	0 : Puch-Pull	0 : Puch-Pull	0 : Puch-Puil	0: Puch-Pull
	Register		Control	Control	1 : Open-	1 : Open-	1 : Ореп-	1 : Open-	1 : Open-	
			0 : Puch-Pull	0 : Puch-Pull	drain	drain	drain	drain	drain	drain
			1 : Open-	1 : Open-	ļ					1
	1		drain	drain			J		1	1

MCU90-625

■ 9097249 0043892 07T ■

#### (5) P4 port

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0			
	P4 Port		P47	P46	P45	P44	P43	P42	P41	P40			
P4	Data	FFC6H				R/	w	•••••					
	Register		0	0	0	0	0	0	0	0			
			P47C	P46C	P45C	P44C	P43C	P42C	P41C	P40C			
	P4 Port			•	•	R/	w						
P4CR	Control	F784H	0	0	0	0	0	0	0	0			
	Register				•	P4 Port Input /	Output Control	·····					
					0	: Input mode	1 : Output mod	e	e				
			AFFMIX	SCLK1E	RXD1E	SWPE	BLKE	TXD1E	RGBE	DOTXE			
			R/W	RAW	R/W	R/W		R/	w				
	P4 Port		0	0	0	0	0	0	0	0			
P4MR	Mode Register	F785H	AFF signal mix control 0 : ON 1 :OFF	SCLK1 output 0 : Disable 1 : Enable	RXD1 input (P45) 0 : Disable 1 : Enable	VASWP output 0 : Disable 1 : Enable	BLK output (P42) 0 : Disable 1 : Enable	TXD1 output (P42) 0 : Disable 1 : Enable	R / G / B output (P47/P46/P45) 0 : Disable 1 : Enable	Dot clock frequency (P40/P41) 0 : Disable 1 : Enable			
			CRMOD	"0"	VTPE34	DFFPO1	DFFPO0	COMPSEL	CRPO	HAPO			
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
			0	0	0	0	0	0	0	0			
HACR	Head-amp Control Register	F794 <u>H</u>	CA/HA output (P22/P23) COMPIN input (P43) 0 : Disable 1 : Enable	Always write "0"	VTP3 (P22) /VTP4 (P23) Trigger edge selection 0 : ↑ 1 : ↓	TPG03 input polarity switch 0 : Positive 1 : Negative	TPG03 input polarity switch 0 : Positive 1 : Negative	COMPIM (P43) input 0 : Disable 1 :Enable	CR output polarity switch 0 :Positive 1 :Negative	HA output polarity switch 0 : Positive 1 : Negative			
			XOON	S/N	<b>*</b> 0*	BLKMIX	рнміх	PVSEL2	PV\$EL1	PVSEL0			
			R/W	R/W	R/W	R/W	R/W		R/W				
			0	0	0	0	0	0	0	0			
PVCR	PV Control Register	F799H	XI/XO oscillation or VDIN input 0 : Disable 1 : Enable	SC/SY output (P46/P47) 0 : Disable 1 : Enable	Always write "()"	With BLK signal (from OSD) 0 : Mix 1 : Not mix	With HP signal (from CSYNC) 0 : Not mix 1 : Mix	1	e output forma tput format on				

# MCU90-626

#### (6) P5 port

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
	P5 port		P57	P56	P55	P54	P53	P52	P51	P50
P5	Data	FFC7H			•	RA	••••••••••••••••••••••••••••••••••••••		I	<b>I</b>
	Register		0	0	0	0	0	0	0	0
			P57C	P56C	PSSC	P54C	P53C	P52C	P51C	P50C
	P5 port				·	RA				1550
P5CR	Control	F786H	0	0	0	0	0	0	0	0
	Register			·	•	P5 port I/C				
					0:	Input mode	1: Output π	ode		
			VTPE2	VTPE1	VTPEO	VTP\$2	VTPS1	VTP\$0	INT1E	INTOE
						RA	w			
	P5 port		0	0	0	0	0	0	0	0
P5MR	Mode	F787H	VTP2 (P54)	VTP1 (P53)	VTP0 (P52)	VTP2 Output	VTP1 Output	VTP0 Output	INT1 (P51)	INTO (P50)
	Register		Trigger Edge	Trigger Edge	Trigger Edge	(P54)	(P53)	(P52)	Intterrupt	Intterrupt
			Selection 0: ↑	Selection	Selection	0 : Disable	0 : Disable	0 : Disable	Edge Detect	Edge Detect
			1:1	0:↑ 1:⊥	0:↑ 1:↓	1 : Enable	1 : Enable	1 : Enable		0: ↑
			AFFMIX	SCLK1E	RXD1E	SWPE	BLKE		1: ↓	1: ↓
			R/W	R/W	RADIE	R/W	BLKE	TXDIE	RGBE	DOTXE
	P4 port		0					R/		· · · ·
P4MR	Mode	F785H	U AFF Signal	0 SCLK1 Output	0 RYD1 loout	0 VASWP	0 BLK Output	0 TXD1 Output	0 R/G/B Output	0
		F785H	Mix Control	(P57)	(P45)	Output	(P42)	(P42)	(P47/P46/P45)	Dot clock frequency
	Register		0 : ON	0 : Disable	0 : Disable	0 : Disable	0 : Disable	0 : Disable	0 : Disable	(P41/P40)
			1 : OFF	1 : Enable	1 : Enable	1 : Enable	1 : Enable	1 : Enable	1 : Enable	0 : Disable
	L									1 : Enable
			VTP3D	VTP2D	VTP1D	VTPOD	TP3D	TP2D	TP1D	TPOD
	TP Data		RAW		R/W		R/W		R/W	
TPDR	Register	FFDBH	0	0	0	0	0	0	0	0
			VTP3 (P22)	VTP2 (P54)	VTP1 (P53)	VTP0 (P52)	TP3 (P36)	TP2 (P24)	TP1 (P21)	TP0 (P20)
			Data Register	Data Register	Data Register	Data Register	Data Register	Data Register	Data Register	Data Register
						P74OC	P56OC	P55OC	P53OC	P52OC
	Open-drain					R/W	RAW	R/W	R/W	RAW
ODMCDO	·	<b>570</b> 414				0	0	0	0	0
ODMCR2	Control	F78AH				P74 Output	P56 Output	P55 Output	P53 Output	P52 Output
	Register					0 : Push-Puli	0 : Push-Puli	0 : Push-Pull	0 : Push-Pull	0 : Push-Pull
						1 : Open-	1 : Open-	1 : Open-	1 : Open-	1 : Open-
	L		1	:	;	drain	drain	drain	drain	drain

#### (7) P6 port

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
	P6 port		P67	P66	P65	P64	P63	P62	P61	P60
P6	Data	FFC8H				F	ξ			
	Register			-	-	-	-	-	_	-

MCU90-627

**9**097249 0043894 942 **1** 

#### (8) P7 port

SYMBOL	NAME	Addr.	7	6	5	4	3	· 2	1	0
	1				VTP4D	P74	P73	P72	P71	P70
	P7 port				R/W		R/W		R	Ŵ
P7	Data	FFC9H			0	0	0	0	*	*
	Register			:	VTP4 (P23)	P74 Data	P73 Data	P72 Data	P71Data	P70Data
				<u>:</u>	Data register	register	register	register	register	register
					P74M	P74C	P73C	P72C		
						R/	w			
•	P7 port				0	0	0	0		-
					PWM2/PWM3	P74 Output	P73 I/O	P72 I/O		-
P7CR	Control	F788H			Output (P74)	Control	Control	Control		
	Register				0 : Disable	0 : Disable	0 : Input	0 : Input		-
					1 : Enable	1 : Enable	mode	mode		-
				:			1 : Output	1 : Output		1
							mode	mode		<u>;</u>
				PWM01M	CFRTRGS	SYNCPO	PWMSEL	PWMPO2	PWMPO1	PWMPOO
			•	R/W	RAW	R/W	RAW	RAW	R/W	R/W
PWMCR	PWM			0	0	0	0	0	0	0
		£793H		PWM0/PWM1	CAPFR (P37)	CSYNC INPUT	PWM2/PWM3	PWM2/PWM3	PWM1	PWM0
PWMCR	Control	F793H	1	Carrier	Trigger Edge	Polarity	(P74) Output	Output	Output	Output
	Register		1	Frequency	Selection	Selection	Selection	Polarity	Polarity	Polarity
				Selection	0: <u>†</u>	0 : Positive	0 : PWM2	Selection	Selection	Selection
				0:20.83 kHz	1:↓	1 : Invert	1: PWM3	0 : Positive	0 : Positive	0 : Positive
				1 : 41.67 kHz				1 : Invert	1 : Invert	1 : Invert
			PWM3RUN	T3RUN	PWM1RUN	PWMORUN	PWM2RUN	T2RUN	TIRUN	TORUN
			R/W	R/W	R/	w	R/W	R/W	R/W	R/W
	Timer Start		0	0	0	0	0	0	0	0
TRUN	Control	FFD4H	PWM3	тсз	PWM1	PWM0	PWM2	TC2 Output	TC1 Output	TC0 Output
	Register		0 : Stop	0 : Stop	Output	Output	0 : Stop	Control	Control	Control
	negister		1 : Start	1 : Start	Control	Control	1 : Start	0 : Stop	0 : Stop	0 : Stop
					0 : Stop	0 : Stop		1 : Start	1 : Start	1: Start
				<u> </u>	1 : Start	1 : Start				
						P74OC	P56OC	P55OC	P53OC	P52OC
	Onon desir					R/W	R/W		R/W	
000000	Open-drain	670.444				0	0	0	0	0
ODMCR2	Control	F78AH		:		P74 Output	P56 Output	P55 Output	P53 Output	P52 Output
	Register		1			0 : Puch-Pull	0 : Puch-Pull	0 : Puch-Pull	0 : Puch-Pull	0 : Puch-Pu
			1	-		1 : Open-	1 : Open-	1 : Open-	1 : Open-	1 : Open-
			1	:		drain	drain	drain	drain	drain

#### (9) P8 port

SYMBOL	NAME	Addr.	7	6	5	4	3	2	1	0
PE	P8 port								P81	P80
P8	Data	FFB4H				-				w
	Register					-			0	0

### MCU90-628

🛙 9097249 0043895 889 🎟